



Buy







#### SN54HC594, SN74HC594

SCLS040G - DECEMBER 1982-REVISED MARCH 2015

# SNx4HC594 8-Bit Shift Registers With Output Registers

#### 1 Features

- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Outputs Can Drive up to 15 LSTTL Loads
- Low Power Consumption, 80-µA Maximum I<sub>CC</sub>
- Typical  $t_{pd} = 15$  ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Maximum
- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers

#### 2 Applications

- Pro Audio Mixer
- Elevators and Escalators
- Human Machine Interface (HMI): Industrial Monitor
- **Entertainment Systems**
- Grid Infrastructure: Grid Control
- Access Control and Security: DVR and DVS

# 3 Description

The SNx4HC594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (RCLR, SRCLR) inputs are provided on both the shift and storage registers. A serial  $(Q_{H'})$ output is provided for cascading purposes.

Both the shift register (SRCLK) and storage register (RCLK) clocks are positive edge triggered. If both clocks are connected together, the shift register always is one count pulse ahead of the storage register.


The parallel (Q<sub>A</sub> - Q<sub>H</sub>) outputs have high-current capability.  $Q_{H'}$  is a standard output.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)										
	PDIP (16)	19.30 mm × 6.35 mm										
SN74HC594	SOIC (16)	9.00 mm × 9.00 mm										
	5010 (16)	10.30 mm × 7.50 mm										

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Logic Diagram (Positive Logic)





# **Table of Contents**

1	Feat	ures	1
2	App	lications	1
3	Desc	cription	1
4	Revi	sion History	2
5	Pin (	Configuration and Functions	3
6	Spee	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	
	6.4	Thermal Information	5
	6.5	Electrical Characteristics	5
	6.6	Switching Characteristics: $C_L = 50 \text{ pF}$	6
	6.7	Switching Characteristics: $C_L = 150 \text{ pF}$	6
	6.8	Timing Requirements	
	6.9	Operating Characteristics	
	6.10	Typical Characteristics	9
7	Para	meter Measurement Information 1	0
8	Deta	iled Description1	1
		-	

# **4** Revision History

C	hanges from Revision F (October 2003) to Revision G	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Removed ordering information.	1
•	ESD warning added	1

	8.1	Overview 11
	8.2	Functional Block Diagram 11
	8.3	Feature Description 11
	8.4	Device Functional Modes 12
9	Арр	lication and Implementation 13
	9.1	Application Information 13
	9.2	Typical Application 13
10	Pow	ver Supply Recommendations 15
11	Lay	out 15
	11.1	Layout Guidelines 15
	11.2	Layout Example 15
12	Dev	ice and Documentation Support 16
	12.1	Documentation Support 16
	12.2	Trademarks 16
	12.3	Electrostatic Discharge Caution 16
	12.4	Glossary
13		hanical, Packaging, and Orderable
	Info	rmation

# www.ti.com


NSTRUMENTS

EXAS

# Page



# 5 Pin Configuration and Functions



#### **Pin Functions**

Р	IN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	Q <sub>B</sub>	0	Output B
2	Q <sub>C</sub>	0	Output C
3	Q <sub>D</sub>	0	Output D
4	Q <sub>E</sub>	0	Output E
5	Q <sub>F</sub>	0	Output F
6	Q <sub>G</sub>	0	Output G
7	Q <sub>H</sub>	0	Output H
8	GND	_	Ground
9	Q <sub>H'</sub>	0	Q <sub>H</sub> inverted
10	SRCLR	I	Serial clear
11	SRCLK	I	Serial clock
12	RCLK	I	Storage clock
13	RCLK	I	Storage clear
14	SER	I	Serial input
15	Q <sub>A</sub>	0	Output A
16	Vcc	_	Power pin

# 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < 0$ or $V_{I} > V_{CC}$	-20	20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{O} < 0$ or $V_{O} > V_{CC}$	-20	20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$	-35	35	mA
	Continuous current through $V_{CC}$ or GND	-70	70	mA	
		D package		73	
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DW package		57	°C/W
		N package		67	
T <sub>stg</sub>	Storage temperature		-60	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN	54HC594 <sup>(2)</sup>	)	SN	UNIT			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
$V_{CC}$	Supply voltage		2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5				
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V	
		$V_{CC} = 6 V$	4.2			4.2				
	Low-level input voltage	$V_{CC} = 2 V$			0.5			0.5		
V <sub>IL</sub>		$V_{CC} = 4.5 V$			1.35			1.35	V	
		$V_{CC} = 6 V$			1.8			1.8		
VI	Input voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V	
Vo	Output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V	
		$V_{CC} = 2 V$			1000			1000		
tt	Input transition (rise and fall) rate	V <sub>CC</sub> = 4.5 V			500			500	ns	
		$V_{CC} = 6 V$			400			400		
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		125	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

(2) Product Preview

### 6.4 Thermal Information

		SN74HC594							
	THERMAL METRIC <sup>(1)</sup>	N (PDIP)	D (SOIC)	DIC) DW (SOIC)					
		16 PINS	16 PINS	16 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.3	72.3	71					
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28	33.2	32.3					
$R_{\theta JB}$	Junction-to-board thermal resistance	21.3	29.9	35.9	°C/W				
$\psi_{JT}$	Junction-to-top characterization parameter	12.6	5.3	6.7					
$\psi_{JB}$	Junction-to-board characterization parameter	21.1	29.6	35.3					

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			V <sub>CC</sub> T <sub>A</sub> = 25°C			;	SN54HC594 <sup>(1)</sup> SN74HC594 -55°C to 125°C -40°C to 85°C				SN74HC594 -40°C to 125°C		UNIT
					MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
					1.9	1.998		1.9		1.9		1.9		
		I <sub>OH</sub> = -20 μA		4.5 V	4.4	4.499		4.4		4.4		4.4		
				6 V	5.9	5.999		5.9		5.9		5.9		
	$V_I = V_{IH}$	Q <sub>H</sub> '	I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3		3.7		3.84		3.84		v
V <sub>OH</sub>	or V <sub>IL</sub>	$\mathbf{Q}_{A} - \mathbf{Q}_{H}$	I <sub>OH</sub> = –6 mA	4.5 V	3.98	4.3		3.7		3.84		3.84		
		Q <sub>H'</sub>	I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.8		5.2		5.34		5.34		
		$Q_A - Q_H$	I <sub>OH</sub> = -7.8 mA		5.48	5.8		5.2		5.34		5.34		
				2 V		0.002	0.1		0.1		0.1		0.1	
		I <sub>OL</sub> = 20 μA		4.5 V		0.001	0.1		0.1		0.1		0.1	
				6 V		0.001	0.1		0.1		0.1		0.1	
	$V_I = V_{IH}$	Q <sub>H'</sub>	I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26		0.4		0.33		0.33	
V <sub>OL</sub>	or V <sub>IL</sub>	$Q_A-Q_H$	I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33		0.33	V
		Q <sub>H'</sub>	l <sub>OL</sub> = 5.2 mA	<u> </u>		0.15	0.26		0.4		0.33		0.33	
		$Q_A - Q_H$	l <sub>OL</sub> = 7.8 mA	6 V		0.15	0.26		0.4		0.33		0.33	
I <sub>I</sub>	$V_{I} = V_{CC} $	or 0		6 V		±0.1	±100		±1000		±1000		±1000	nA
I <sub>cc</sub>	$V_{I} = V_{CC}$ or 0,	$I_{O} = 0$		6 V			8		160		80		80	μA
C <sub>i</sub>				2 V to 6 V		3	10		10		10			pF

(1) Product Preview

SCLS040G - DECEMBER 1982 - REVISED MARCH 2015



EXAS

www.ti.com

# 6.6 Switching Characteristics: $C_L = 50 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	V <sub>CC</sub> T <sub>A</sub> = 25°C			SN54HC594 <sup>(1)</sup> -55°C to 125°C		SN74HC594 -40°C to 85°C		SN74HC594 -40°C to 125°C		UNIT	
	(INPUT)	(001201)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
			2 V	5	8		3.3		4		4			
f <sub>max</sub>			4.5 V	25	35		17		20		20		MHz	
			6 V	29	40		20		24		24			
			2 V		50	150		225		185		200		
	SRCLK	Q <sub>H'</sub>	4.5 V		20	30		45		37		42		
+			6 V		15	25		38		31		36	ns	
t <sub>pd</sub> -			2 V		50	150		225		185		200	115	
	RCLK	$Q_A - Q_H$	4.5 V		20	30		45		37		42		
			6 V		15	25		38		31		36		
			2 V		50	150		225		185		200		
	SRCLR	CLR Q <sub>H</sub> '	4.5 V		20	30		45		37		42	ns	
t <sub>PHL</sub>			6 V		15	25		38		31		36		
PHL			2 V		50	125		185		155		170		
	RCLR	$Q_A - Q_H$	4.5 V		20	25		37		31		36		
			6 V		15	21		31		26		31		
			2 V		38	75		110		95		110		
		Q <sub>H'</sub>	4.5 V		8	15		22		19		21		
t.			6 V		6	13		19		16		18	ns	
t <sub>t</sub>			2 V		38	60		90		75		85	115	
		$Q_{A} - Q_{H}$	4.5 V		8	12		18		15		17		
			6 V		6	10		15		13		15		

(1) Product Preview

# 6.7 Switching Characteristics: $C_L = 150 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

PARAMETER	FROM	TO	TO V <sub>CC</sub>	T₄	( = 25°C	;	SN54HC594 <sup>(1)</sup> -55°C to 125°C		SN74HC594 -40°C to 85°C		SN74HC594 -40°C to 125°C		UNIT	
	(INPUT)	(001201)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub>			2 V		90	200		300		250		270		
	RCLK	$Q_A - Q_H$	4.5 V		23	40		60	50		50		ns	
			6 V		19	34		51		43		48		
		RCLR Q <sub>A</sub> – Q <sub>H</sub>	2 V		90	200		300		250		270		
t <sub>PHL</sub>	RCLR		4.5 V		23	40		60		50		55	ns	
			6 V		19	34		51		43		48		
			2 V		45	210		315		265		285		
tt		$\mathbf{Q}_{A} - \mathbf{Q}_{H}$	4.5 V		17	42		63		53		58	ns	
			6 V		13	36		53		45		50		

(1) Product Preview



#### 6.8 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			Vcc	V <sub>CC</sub> T <sub>A</sub> = 25°C		SN54HC -55°C to	SN54HC594 <sup>(1)</sup> -55°C to 125°C		C594 5 85°C	SN74HC594 -40°C to 125°C		UNIT
			2 V	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			2 V		5		3.3		4		4	
f <sub>clock</sub> Clock frequen		псу	4.5 V		25		17		20		20	MHz
			6 V		29		20		24		24	
			2 V	100		150		125		130		
		SRCLK or RCLK high or low	4.5 V	20		30		25		27		
	Pulse		6 V	17		25		21		23		
t <sub>w</sub>	duration		2 V	100		150		125		130		ns
		SRCLR or RCLR low	4.5 V	20		30		25		27		
			6 V	17		25		21		23		
			2 V	90		135		110		115		
		SER before SRCLK↑	4.5 V	18		27		22		24		ns
			6 V	15		23		19		21		
		SRCLK↑ before RCLK↑ <sup>(2)</sup>	2 V	90		135		110		115		
			4.5 V	18		27		22		24		
	Setup time before CLK↑		6 V	15		23		19		21		
		SRCLR low before RCLK↑	2 V	50		75		63		68		-
t <sub>su</sub>			4.5 V	10		15		13		15		
			6 V	9		13		11		13		
			2 V	20		20		20		20		
		SRCLR high (inactive) before SRCLK↑	4.5 V	10		10		10		10		ns
			6 V	10		10		10		10		
			2 V	5		5		5		5		
		RCLR high (inactive) before SRCLK↑	4.5 V	5		5		5		5		
			6 V	5		5		5		5		
			2 V	5		5		5		5		
t <sub>h</sub>	Hold time, SE	R after SRCLK↑	4.5 V	5		5		5		5		ns
			6 V	5		5		5		5		

(1) Product Preview

(2) This setup time ensures that the output register receives stable data from the shift-register outputs. The clocks may be tied together, in which case the output register is one clock pulse behind the shift register.

### 6.9 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	395	pF

SN54HC594, SN74HC594

SCLS040G - DECEMBER 1982 - REVISED MARCH 2015

www.ti.com

INSTRUMENTS


Texas

SRCLK	
SER	
RCLK	
SRCLR	
RCLR	
Q <sub>A</sub>	
QB	
QC	
QD	
QE	
QF	
QG	
Q <sub>H</sub>	
Q <sub>H'</sub>	


Figure 1. Timing Diagram



# 6.10 Typical Characteristics



### 7 Parameter Measurement Information



- C. For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- F.  $t_f$  and  $t_r$  are the same as  $t_t$ .

### Figure 4. Load Circuit and Voltage Waveforms



### 8 Detailed Description

#### 8.1 Overview

The SNx4HC594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear ( $\overline{RCLR}$ ,  $\overline{SRCLR}$ ) inputs are provided on both the shift and storage registers. A serial ( $Q_{H'}$ ) output is provided for cascading purposes.

Both the shift register (SRCLK) and storage register (RCLK) clocks are positive edge triggered. If both clocks are connected together, the shift register always is one count pulse ahead of the storage register.

The parallel  $(Q_A - Q_H)$  outputs have high-current capability.  $Q_{H'}$  is a standard output.

#### 8.2 Functional Block Diagram




Figure 5. Logic Diagram (Positive Logic)

### 8.3 Feature Description

The wide operating range allows the device to be used in a variety of systems that use different logic levels. The high-current outputs allow the device to drive medium loads without significant drops in output voltage. In addition, the low power consumption makes this device a good choice for portable and battery power-sensitive applications.

TEXAS INSTRUMENTS

www.ti.com

# 8.4 Device Functional Modes

		INPUTS	;		FUNCTION						
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION						
Х	Х	L	Х	Х	Shift register is cleared.						
L	Ť	н	х	х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.						
Н	Ť	Н	х	х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.						
L	Ļ	Н	Х	Х	Shift register state is not changed.						
Х	Х	Х	Х	L	Storage register is cleared.						
Х	Х	Х	1	н	Shift register data is stored in the storage register.						
Х	Х	Х	→	Н	Storage register state is not changed.						

#### Table 1. Function Table



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74HC594 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs.

### 9.2 Typical Application




Figure 6. Typical Application Schematic

### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.



### **Typical Application (continued)**

### 9.2.2 Detailed Design Procedure

- Recommended input conditions:
  - Rise time and fall time specs see ( $\Delta t/\Delta V$ ) in *Recommended Operating Conditions* table.
  - Specified High and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$
- Recommended output conditions:
  - Load currents should not exceed 35 mA per output and 70 mA total for the part
  - Outputs should not be pulled above  $V_{CC}$

#### 9.2.3 Application Curves




Figure 7. Switching Characteristics Comparison



## **10** Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor and if there are multiple V<sub>CC</sub> terminals then TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

# 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

### 11.2 Layout Example




Figure 8. Layout Recommendation

TEXAS INSTRUMENTS

www.ti.com

# **12 Device and Documentation Support**

### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following: Implications of Slow or Floating CMOS Inputs, SCBA004

#### 12.2 Trademarks

All trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



30-Apr-2016

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74HC594D	(1) ACTIVE	SOIC	D	16	40	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) HC594	Samples
SN74HC594DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC594	Samples
SN74HC594N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74HC594N	Samples
SN74HC594NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74HC594N	Samples



30-Apr-2016

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC594DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC594DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN74HC594DWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Apr-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC594DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC594DWR	SOIC	DW	16	2000	367.0	367.0	38.0
SN74HC594DWRG4	SOIC	DW	16	2000	367.0	367.0	38.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **GENERIC PACKAGE VIEW**

# SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4040000-2/H

# **DW0016A**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# DW0016A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0016A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated