SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


- Counts 8-4-2-1 BCD or Binary
- Single Down/Up Count Control Line
- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presettable with Load Control
- Parallel Outputs
- Cascadable for n-Bit Applications

		TYPICAL	
	AVERAGE	MAXIMUM	TYPICAL
TYPE	PROPAGATION	CLOCK	POWER
	DELAY	FREQUENCY	DISSIPATION
190,191	20 ns	25MHz	325mW
'LS190,'LS191	20 ns	25MHz	100mW


description

The '190, 'LS190, '191, and 'LS191 are synchronous, reversible up/down counters having a complexity of 58 equivalent gates. The '191 and 'LS191 are 4-bit binary counters and the '190 and 'LS190 are BCD counters. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

SN54190, SN54191, SN54LS190, SN54LS191 . . . J PACKAGE SN74190, SN74191 . . . N PACKAGE SN74LS190, SN74LS191 . . . D OR N PACKAGE (TOP VIEW)



SN54LS190, SN54LS191 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The outputs of the four master-slave flip-flops are triggered on a low-to-high transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter count up and when high, it counts down. A false clock may occur if the down/up input changes while the clock is low. A false ripple carry may occur if both the clock and enable are low and the down/up input is high during a load pulse.

These counters are fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.


The clock, down/up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words.


Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

Series 54' and 54LS' are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74' and 74LS' are characterized for operation from 0°C to 70°C.




logic symbols†






[†] These symbols are accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.










'190, 'LS190 DECADE COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.






'191, 'LS191 BINARY COUNTERS

pical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhihit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.





SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	٧
Input voltage: SN54', SN74' Circuits	V
SN54LS', SN74LS' Circuits	
Operating free-air temperature range: SN54', SN54LS' Circuits	С
SN74', SN74LS' Circuits	С
Storage temperature range	С

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54	190, SN	154191	SN74	190, SN	74191	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output	current			0.8			- 0.8	mA
loL	Low-level output	current			16			16	mA
fclock	Input clock frequ	ency	0		20	0		20	MHz
tw(clock)	Width of clock in	put pulse	25			25			ns
tw(load)	Width of load inp	ut pulse	35			35			ns
	Setup time	Data, high or low (See Figure 1 and 2)	20			20			ns
t _{su}	Setup time	Load inactive state	20			20			113
thold	Data hold time		0			0			ns
TA	Operating free-air	temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†	SN54	190, SN	54191	SN74	190, SN	74191	
	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V_{1H}	High-level input voltage	V _{CC} = MIN	2			2			V.
٧١L	Low-level input voltage	V _{CC} = MIN			0.8			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = -12 mA			-1.5			-1.5	٧
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -0.8 mA	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
l ₁	High-level input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
ΊΗ	High-level input current at any input except enable			-	40			40	μА
ΉΗ	High-level input current at enable input	V _{CC} = MAX, V _I = 2.4 V			120			120	μΑ
IIL	Low-level input current at any input except enable	V MAY V0 4 V			-1.6			-1.6	mA
IIL	Low-level input current at enable input	V _{CC} = MAX, V _I = 0.4 V			-4.8			-4.8	mA
los	Short-circuit output current§	V _{CC} = MAX	-20		-65	-18		-65	mA
ICC	Supply current	V _{CC} = MAX, See Note 2		65	99		65	105	mA

 $^{^\}dagger$ For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions.

NOTE 2: $I_{\mbox{\footnotesize{CC}}}$ is measured with all inputs grounded and all outputs open.



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ} \text{C}$.

 $[\]S$ Not more than one output should be shorted at a time.


SN54190, SN54191, SN74190, SN74191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

D.D	FROM	ТО		,	190, '1	91	
PARAMETER†	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			•	20	25		MHz
^t PLH	Load	Q_A, Q_B, Q_C, Q_D			22	33	ns
^t PHL	Load	αA, αB, αC, αD			33	50] 115
^t PLH	Data A, B, C, D	Q_A, Q_B, Q_C, Q_D	1		14	22	ns
tPHL t	Data A, B, C, B	α <u>A</u> , α <u>B</u> , α <u>C</u> , α <u>D</u>	C _L = 15 pF, R _L = 400 Ω,		35	50	113
^t PLH	CLK	RCO			13	20	ns
^t PHL	J OLIK	RCO	See Figures 1 and 3 thru 7		16	24] "15
^t PLH	CLK	Q _A , Q _B , Q _C , Q _D	Jee rigares raina 5 tina 7		16	24	ns
t _{PHL}		α <u>β</u> , α <u>β</u> , α <u>C</u> , α <u>D</u>			24	36] "
^t PLH	CLK	Max/Min			28	42	
^t PHL	CLK	IVIGA/IVIIII			37	52	ns
^t PLH	D/Ū	RCO	1		30	45	
[†] PHL]	NCO .	·		30	45	ns
^t PLH	D/Ū	Max/Min			21	33	l ne
^t PH L	0,0	IVIGA/IVIIII			22	33	ns

schematics of inputs and outputs





 $^{^{\}dagger}$ f_{max} = maximum clock frequency tpLH = propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

SDLS072 - DECEMBER 1972 - REVISED MARCH 1988

recommended operating conditions

			N54LS1	90	S	N74LS1	90	
			SN54LS191 SN74L			N74LS1	91	UNIT
		MIN	MOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ЮН	High-level output current			- 0.4			- 0.4	mA
loL	Low-level output current			4			8	mA
fclock	Clock frequency	. 0		20	0		20	MHz
tw(clock)	Width of clock input pulse	25			25			ns
tw(load)	Width of load input pulse	35			35			ns
t _{su}	Data setup time (See Figures 1 and 2)	20			20			ns
t _{su}	Load inactive state setup time	30			30			ns
t _h	Data hold time	5			5			ns
th	Enable hold time	0			0			ns
^t enable	Count enable time (see Note 3)	40			40			ns
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TES	T CONDITIONS	t		N54LS19			N74LS19		UNIT
						MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltag	e				2			2			٧
VIL	Low-level input voltag	е						0.7			0.8	٧
VIK	Input clamp voltage		V _{CC} = MIN,	I ₁ = -18 mA				-1.5			-1.5	٧
V _{OH}	High-level output volta	age	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA		2.5	3.4		2.7	3.4		٧
VOL	Low-level output volta	ige	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{1H} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25 0.35	0.4	1 V 1
l _l	High-level input	Enable	Vcc = MAX,	V1 = 7 V				0.3			0.3	
''	input voltage	Others	VCC - WAX,	V - / V				0.1			0.1	mA
ļ,	High-level	Enable		V = 0.7.V				60			60	
11H	input current	Others	V _{CC} = MAX,	$V_1 = 2.7 V$				20			20	μΑ
Lu	Low-level	Enable	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _I = 0.4 V				-1.2			-1.2	A
IIL.	input current	Others	V _{CC} = MAX,	V - 0.4 V				-0.4			-0.4	mA
los	Short-circuit output c	urrent§	V _{CC} = MAX,			-20		-100	-20		-100	mA
1cc	Supply current		V _{CC} = MAX,	See Note 2			20	35		20	35	mA

[†]For conditions shown as MAX or MIN, use appropriate value specified under recommended operating conditions for the applicable device type.



 $[\]ddagger$ AII typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 2. ICC is measured with all inputs grounded and all outputs open.

Minimum count enable time is the interval immediately preceding the rising edge of the clock pulse during which interval the count enable input must be low to ensure counting.

SN54LS190, SN54LS191, SN74LS190, SN74LS191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL


SDLS072 - DECEMBER 1972 - REVISED MARCH 1988


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER†	FROM	то		'LS	190, 'L	S191	I	
PARAIVIE I ER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f _{max}				20	25		MHz	
tPLH.	Load	0. 0- 0- 0-			22	33		
tPHL	Load	$\Omega_A, \Omega_B, \Omega_C, \Omega_D$			33	50	ns	
^t PLH	Data A, B, C, D	Q_A, Q_B, Q_C, Q_D	7		20	32		
^t PHL	Data A, B, C, D	αΔ, αΒ, αC, αD			27	40	ns	
^t PLH	CLK	RCO	C: = 15 pF R: = 2 k0		13	20		
^t PHL] CLK	HCO	$C_L = 15 pF$, $R_L = 2 k\Omega$, See Figures 1 and 3 thru 7		16	24	ns	
^t PLH	CLK .	0. 0- 0- 0-	See Figures Faile 3 time 7		16	24		
^t PHL	CLK	Q_A, Q_B, Q_C, Q_D			24	36	ns	
tPLH	OLK.	Max/Min	1		28	42		
^t PHL	CLK	IVIAX/IVIII)			37	52	ns	
^t PLH	5/5		1		30	45	1	
^t PHL	D/Ū	RCO			30	45	ns	
^t PLH		Max/Min	7		21	33		
^t PHL	D/Ū	IVIdX/IVIII)			22	33	ns	
tpLH_					21	33		
[†] PHL	CTEN	RCO			22	33	ns	

† f_{max} ≡ maximum clock frequency tp_{LH} ≡ propagation delay time, low-to-high-level output tp_{HL} ≡ propagation delay time, high-to-low-level output

schematics of inputs and outputs





PARAMETER MEASUREMENT INFORMATION






FIGURE 1-LOAD CIRCUIT FOR SWITCHING TIME MEASUREMENT



FIGUTE 2-DATA SETUP TIME VOLTAGE WAVEFORMS



See waveform sequences in figures 4 through 7 for propagation times from a specific input to a specific output. For simplication, pulse rise times, reference levels, etc., have not been shown in figures 4 through 7.

FIGURE 3-GENERAL VOLTAGE WAVEFORMS FOR PROPAGATION TIMES


NOTES: A. C_L includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. The input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, duty cycle $\leq 50\%$, PRR ≤ 1 MHz.
- D. $V_{ref} = 1.5 \text{ V for '190 and '191; 1.3 V for 'LS190 and 'LS191.}$




SDLS072 - DECEMBER 1972 - REVISED MARCH 1988





NOTE E: Conditions on other inputs are irrelevant.

FIGURE 4-LOAD TO OUTPUT AND DATA TO OUTPUT




NOTE F: All data inputs are low.

FIGURE 5-ENABLE TO RIPPLE CLOCK, CLOCK TO RIPPLE CLOCK, DOWN/UP TO RIPPLE CLOCK, AND DOWN/UP TO MAX/MIN


PARAMETER MEASUREMENT INFORMATION (continued)

switching characteristics (continued)



- NOTES: G. To test Q_A, Q_B, and Q_C outputs of '190 and 'LS190: Data inputs A, B, and C are shown by the solid line. Data input D is shown by the dashed line.
 - H. To test Q_D output of '190 and 'LS190: Data inputs A and D are shown by the solid line. Data inputs B and C are held at the low logic level.
 - I. To test Q_A , Q_B , Q_C , and Q_D outputs of '191 and 'LS191: All four data inputs are shown by the solid line.

FIGURE 6-CLOCK TO OUTPUT



NOTE J: Data inputs B and C are shown by the dashed line for the '190 and 'LS190 and the solid line for the '191 and 'LS191: Data input D is shown by the solid line for both devices.

FIGURE 7-CLOCK TO MAX/MIN




PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	SN74LS191DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	SN74LS191NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS191DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS191NSR	SO	NS	16	2000	367.0	367.0	38.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS191D	D	SOIC	16	40	507	8	3940	4.32
SN74LS191DE4	D	SOIC	16	40	507	8	3940	4.32
SN74LS191N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS191N	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS191FK	FK	LCCC	20	1	506.98	12.06	2030	NA

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated