SDLS193 - MARCH 1974 - REVISED MARCH 1988


- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits
- Expandable to 512 Words of n-Bits
- For Use as:

**Scratch-Pad Memory Buffer Storage between Processors** Bit Storage in Fast Multiplication Designs

- 3-State Outputs
- SN54LS170 and SN74LS170 Are Similar But **Have Open-Collector Outputs**

#### description

The SN54LS670 and SN74LS670 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.




SN54LS670 . . . FK PACKAGE (TOP VIEW)

03

 $\Box_7$ GND ∏8 10 \ Q1

02 9 🗌



NC - No internal connection.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, Gw, is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, GR, is high, the data outputs are inhibited and go into the high-impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.


This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 nanoseconds typical) and the read time (24 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All inputs except read enable and write enable are buffered to lower the drive requirements to one Series 54LS/74LS standard load, and input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and have high-sink-current, three-state outputs. Up to 128 of these outputs may be bus connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54LS670 is characterized for operation over the full military temperature range of  $-55^{\circ}$  C to 125° C; the SN74LS670 is characterized for operation from 0° C to 70° C.



### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

#### WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

| WR | ITE INP | JTS |                | wo             | RD             |            |
|----|---------|-----|----------------|----------------|----------------|------------|
| WB | WA      | Ğω  | 0              | 1              | 2              | 3          |
| L  | L       | L   | Q = D          | α <sub>0</sub> | α <sub>0</sub> | σ0         |
| L  | Н       | L   | σ <sub>0</sub> | Q = D          | $Q_0$          | $Q_0$      |
| Н  | L       | L   | α <sub>0</sub> | $\sigma_0$     | Q = D          | $Q_0$      |
| Н  | н       | L   | 00             | $a_0$          | $Q_0$          | Q = D      |
| ×  | X       | Н   | α <sub>0</sub> | $\sigma_0$     | $\sigma_0$     | $\sigma_0$ |


#### **READ FUNCTION TABLE (SEE NOTES A AND D)**


| RE | AD INPL | JTS |      | OUTI | PUTS |      |
|----|---------|-----|------|------|------|------|
| RB | RA      | GR  | Q1   | Q2   | Q3   | Q4   |
| L. | L       | L   | W0B1 | W0B2 | W0B3 | W0B4 |
| L  | н       | L   | W1B1 | W1B2 | W1B3 | W1B4 |
| н  | L       | L   | W2B1 | W2B2 | W2B3 | W2B4 |
| н  | Н       | L   | W3B1 | W3B2 | W3B3 | W3B4 |
| ×  | ×       | н   | z    | Z    | Z    | Z    |

NOTES: A. H = high level, L = low level, X = irrelevant, Z = high impedance (off)


- B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
- C.  $Q_0$  = the level of Q before the indicated input conditions were established.
- D. W0B1 = The first bit of word 0, etc.

### schematics of inputs and outputs





### logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



## SN54LS670, SN74LS670 4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS

SDLS193 - MARCH 1974 - REVISED MARCH 1988

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V <sub>CC</sub> (see Note 1) |             | <br> |  |  |  |  |  |  |  |            |     |      | 7 V     |
|--|-------------|------|--|--|--|--|--|--|--|------------|-----|------|---------|
| Input voltage                                |             |      |  |  |  |  |  |  |  |            |     |      | 7 V     |
| Off-state output voltage                     |             | <br> |  |  |  |  |  |  |  |            |     |      | 5.5 V   |
| Operating free-air temperature range         | : SN54LS670 |      |  |  |  |  |  |  |  | <b>—</b> Ę | 55° | C to | 125°C   |
|  | SN74LS670   |      |  |  |  |  |  |  |  |            | 0   | °C 1 | :o 70°C |
| Storage temperature range                    |             |      |  |  |  |  |  |  |  | <b>—</b> 6 | 35° | C to | 150°C   |

#### recommended operating conditions

|  |  | SI  | V54LS6 | 70  | SI   | 70  | 118417 |      |
|--|--|-----|--------|-----|------|-----|--------|------|
|  |  | MIN | NOM    | MAX | MIN  | MOM | MAX    | UNIT |
| Supply voltage, VCC                                      |  | 4.5 | 5      | 5.5 | 4.75 | 5   | 5.25   | V    |
| High-level output current, IOH                           |  |     |        | -1  |      |     | -2.6   | mA   |
| Low-level output current, IOL                            |  |     |        | 4   |      |     | 8      | mA   |
| Width of write-enable or read-enable pulse, $t_{\rm W}$  |  | 25  |        |     | 25   |     |        | ns   |
| Setup times, high- or low-level data                     | Data input with respect to write enable, t <sub>su(D)</sub>    | 10  |        |     | 10   |     |        | ns   |
| (see Figure 2)   | Write select with respect to write enable, t <sub>su</sub> (W) | 15  |        |     | 15   |     |        | ns   |
| Hold times, high- or low-level data                      | Data input with respect to write enable, th(D)                 | 15  |        |     | 15   |     |        | ns   |
| (see Note 2 and Figure 2)                                | Write select with respect to write enable, th(W)               | 5   |        |     | 5    |     | 1.11.  | ns   |
| Latch time for new data, t <sub>latch</sub> (see Note 3) |  | 25  |        |     | 25   |     |        | ns   |
| Operating free-air temperature range, TA                 |  | -55 |        | 125 | 0    |     | 70     | °C   |

#### NOTES: 1. Voltage values are with respect to network ground terminal.

- 2. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required,  $t_{su(W)}$  can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during  $t_{h(W)}$ will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
- 3. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|      | DADAMETED   | Tr                                    | OT COMPLETION           | ıot                        | SI  | V54LS6 | 70   | SI  | UNIT |      |      |
|------|---|---------------------------------------|-------------------------|----------------------------|-----|--------|------|-----|------|------|------|
|      | PARAMETER   | 16:                                   | ST CONDITION            | 15'                        | MIN | TYP‡   | MAX  | MIN | TYP‡ | MAX  | UNIT |
| VIH  | High-level input voltage                                |                                       |                         |                            | 2   |        |      | 2   |      |      | · V  |
| VIL  | Low-level input voltage                                 |                                       |                         |                            |     |        | 0.7  |     |      | 0.8  | V    |
| VIK  | input clamp voltage                                     | V <sub>CC</sub> = MIN,                | I <sub>I</sub> = -18 mA |                            |     |        | -1.5 |     |      | -1.5 | V    |
| Vou  | High-level output voltage                               | V <sub>CC</sub> = MIN,                | V <sub>IH</sub> = 2 V,  | I <sub>OH</sub> = -1 mA    | 2.4 | 3.4    |      |     |      |      | V    |
| ٧ОН  | riigii-level output voitage                             | V <sub>IL</sub> = V <sub>IL</sub> max |                         | $I_{OH} = -2.6 \text{ mA}$ |     |        |      | 2.4 | 3.1  |      | \ \  |
| Voi  | Low-level output voltage                                | V <sub>CC</sub> = MIN,                | V <sub>IH</sub> = 2 V,  | I <sub>OL</sub> = 4 mA     |     | 0.25   | 0.4  |     | 0.25 | 0.4  | V    |
| VOL  | Low-level output voltage                                | VIL = VIL max                         |                         | IOL = 8 mA                 |     |        |      |     | 0.35 | 0.5  | V    |
| lozн | Off-state output current,<br>high-level voltage applied | V <sub>CC</sub> = MAX,                | V <sub>IH</sub> = 2 V,  | V <sub>O</sub> = 2.7 V     |     |        | 20   |     |      | 20   | μА   |
| IOZL | Off-state output current, low-level voltage applied     | V <sub>CC</sub> = MAX,                | V <sub>IH</sub> = 2 V,  | V <sub>O</sub> = 0.4 V     |     |        | -20  |     |      | -20  | μА   |
|      | Input current at  | V <sub>CC</sub> = MAX,                | Any D, R, or I          | W                          |     |        | 0.1  |     |      | 0.1  |      |
| 4    | maximum input voltage                                   |                                       | $\overline{G}_{W}$      |                            |     |        | 0.2  |     |      | 0.2  | mA   |
|      | maximum input voltage                                   | V <sub>1</sub> = 7 V                  | GR                      |                            |     |        | 0.3  |     |      | 0.3  | 1    |
|      |   | V <sub>CC</sub> = MAX,                | Any D, R, or            | W                          |     |        | 20   |     |      | 20   |      |
| ΉΗ   | High-level input current                                |                                       | Ğ₩                      |                            |     |        | 40   |     |      | 40   | μΑ   |
|      |   | V <sub>I</sub> = 2.7 V                | GR                      |                            |     |        | 60   |     |      | 60   |      |
|      |   | V <sub>CC</sub> = MAX,                | Any D, R, or            | W                          |     |        | -0.4 |     |      | -0.4 |      |
| 11L  | Low-level input current                                 | V <sub>I</sub> = 0.4 V                | G <sub>W</sub>          |                            |     |        | -0.8 |     |      | -0.8 | mA   |
|      |   |                                       | GR                      |                            |     |        | -1.2 |     |      | -1.2 |      |
| los  | Short-circuit output current§                           |                                       |                         |                            | -30 |        | -130 | -30 |      | -130 | mA   |
| Icc  | Supply current  | V <sub>CC</sub> = MAX,                | See Note 4              |                            |     | 30     | 50   |     | 30   | 50   | mA   |

 $<sup>^\</sup>dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


| PARAMETER   | FROM<br>(INPUT) | TO<br>(OUTPUT) | TEST CONDITIONS                     | MIN | TYP | MAX | UNIT  |
|---|-----------------|----------------|-------------------------------------|-----|-----|-----|-------|
| tPLH t  | Read select     | Any Q          | $C_L = 15 pF$ , $R_L = 2 k\Omega$ , |     | 23  | 40  |       |
| tPHL the tensor of the tensor | nead select     | Ally C         | See Figures 1 and 2                 |     | 25  | 45  | ns    |
| <sup>t</sup> PLH  | Write enable    | Any Q          |                                     |     | 26  | 45  | ns    |
| <sup>t</sup> PHL  | Witte chable    | Ally Q         | $C_L = 15 pF$ , $R_L = 2 k\Omega$ , |     | 28  | 50  | 1 115 |
| t <sub>PLH</sub>  | Data            | Any Q          | See Figures 1 and 3                 |     | 25  | 45  | ns    |
| tPHL  | Data            | Ally Q         |                                     |     | 23  | 40  | 1115  |
| <sup>t</sup> PZH  |                 |                | $C_L = 15 pF$ , $R_L = 2 k\Omega$ , |     | 15  | 35  | ns    |
| tpZL  | Read enable     | Any Q          | See Figures 1 and 4                 |     | 22  | 40  | 1 115 |
| t <sub>PHZ</sub>  | Tread chapte    | Ally Q         | $C_L = 5 pF$ , $R_L = 2 k\Omega$ ,  |     | 30  | 50  | - 00  |
| <sup>t</sup> PLZ  |                 |                | See Figures 1 and 4                 |     | 16  | 35  | ns    |

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4: Maximum I<sub>CC</sub> is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.

### PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_{\underline{L}}$  includes probe and jig capacitance.

B. All diodes are 1N3064 or equivalent.

LOAD CIRCUIT

#### FIGURE 1



## **VOLTAGE WAVEFORMS (S1 AND S2 ARE CLOSED)**


NOTES: A. High-level input pulses at the select and data inputs are illustrated; however, times associated with low-level pulses are measured from the same reference points.

- B. When measuring delay times from a read-select input, the read-enable input is low.
- C. Input waveforms are supplied by generators having the following characteristics: PRR  $\leq$  2 MHz,  $Z_{out} \approx$  50  $\Omega$ , duty cycle  $\leq$  50%,  $t_r \leq$  15 ns,  $t_r \leq$  6 ns.

FIGURE 2



#### PARAMETER MEASUREMENT INFORMATION




#### **VOLTAGE WAVEFORM 2 (S1 AND S2 ARE CLOSED)**

NOTES: A. Each select address is tested. Prior to the start of each of the above tests both write and read address inputs are stabilized with

 $W_A = R_A$  and  $W_B = R_B$ . During the test  $G_R$  is low. B. Input waveforms are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx$  50  $\Omega$ , duty cycle  $\leq$  50%,  $t_r \leq$  15 ns,  $t_r \leq$  6 ns.

#### FIGURE 3



# VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. Waveforms 1 is for an output with internal conditions such that the output is low except when disabled by the read-enable input.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the read-enable input.

- B. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
- C. Input waveforms are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx$  50  $\Omega$ , duty cycle  $\leq$  50%,  $t_r \leq$  15 ns,  $t_r \leq$  6 ns.







17-Mar-2017

### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | _       | Pins | _    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking           | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|--------------------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)                    |         |
| 7704201EA        | ACTIVE | CDIP         | J       | 16   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 7704201EA<br>SNJ54LS670J | Samples |
| 7704201FA        | ACTIVE | CFP          | W       | 16   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 7704201FA<br>SNJ54LS670W | Samples |
| 7704201FA        | ACTIVE | CFP          | W       | 16   | 1    | TBD                        | TBD A42 N / A fo |                    | -55 to 125   | 7704201FA<br>SNJ54LS670W | Samples |
| SN54LS670J       | ACTIVE | CDIP         | J       | 16   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | SN54LS670J               | Samples |
| SN54LS670J       | ACTIVE | CDIP         | J       | 16   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | SN54LS670J               | Samples |
| SN74LS670D       | ACTIVE | SOIC         | D       | 16   | 40   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | LS670                    | Samples |
| SN74LS670D       | ACTIVE | SOIC         | D       | 16   | 40   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | LS670                    | Samples |
| SN74LS670N       | ACTIVE | PDIP         | N       | 16   | 25   | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN74LS670N               | Samples |
| SN74LS670N       | ACTIVE | PDIP         | N       | 16   | 25   | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN74LS670N               | Samples |
| SN74LS670NE4     | ACTIVE | PDIP         | N       | 16   | 25   | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN74LS670N               | Samples |
| SN74LS670NE4     | ACTIVE | PDIP         | N       | 16   | 25   | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | 0 to 70      | SN74LS670N               | Samples |
| SN74LS670NSR     | ACTIVE | SO           | NS      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 74LS670                  | Samples |
| SN74LS670NSR     | ACTIVE | SO           | NS      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 74LS670                  | Samples |
| SNJ54LS670FK     | ACTIVE | LCCC         | FK      | 20   | 1    | TBD                        | POST-PLATE       | N / A for Pkg Type | -55 to 125   | SNJ54LS<br>670FK         | Samples |
| SNJ54LS670FK     | ACTIVE | LCCC         | FK      | 20   | 1    | TBD                        | POST-PLATE       | N / A for Pkg Type | -55 to 125   | SNJ54LS<br>670FK         | Samples |
| SNJ54LS670J      | ACTIVE | CDIP         | J       | 16   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 7704201EA<br>SNJ54LS670J | Samples |
| SNJ54LS670J      | ACTIVE | CDIP         | J       | 16   | 1    | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 7704201EA<br>SNJ54LS670J | Samples |



## PACKAGE OPTION ADDENDUM

17-Mar-2017

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5)     | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------|------------------|--------------------|--------------|--------------------------|---------|
| SNJ54LS670W      | ACTIVE | CFP          | W                  | 16   | 1              | TBD      | A42              | N / A for Pkg Type | -55 to 125   | 7704201FA<br>SNJ54LS670W | Samples |
| SNJ54LS670W      | ACTIVE | CFP          | W                  | 16   | 1              | TBD      | A42              | N / A for Pkg Type | -55 to 125   | 7704201FA<br>SNJ54LS670W | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

17-Mar-2017

### OTHER QUALIFIED VERSIONS OF SN54LS670, SN74LS670:

• Military: SN54LS670

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications


## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012


### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**





### **TAPE DIMENSIONS**



| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

| Device       | _  | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|----|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LS670NSR | SO | NS                 | 16 | 2000 | 330.0                    | 16.4                     | 8.2        | 10.5       | 2.5        | 12.0       | 16.0      | Q1               |

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

| ĺ | Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| I | SN74LS670NSR | SO           | NS              | 16   | 2000 | 367.0       | 367.0      | 38.0        |

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.