











SN54LV245A, SN74LV245A

SCLS382O - SEPTEMBER 1997-REVISED SEPTEMBER 2014

SNx4LV245A Octal Bus Transceivers With 3-State Outputs

1 Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 6.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- LED Displays
- · Network Switches
- Telecom Infrastructure
- Motor Drivers
- I/O Expanders

3 Description

These octal bus transceivers are designed for 2-V to 5.5-V V_{CC} operation.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SSOP (20)	7.20 mm × 5.30 mm		
	TVSOP (20)	5.00 mm × 4.40 mm		
SNx4LV245A	TSSOP (20)	6.50 mm × 4.40 mm		
	VQFN (20)	4.50 mm × 3.50 mm		
	SOIC (20)	12.80 mm × 7.50 mm		

4 Simplified Schematic






Table of Contents

1	Features 1	9	Detailed Description	11
2	Applications 1		9.1 Overview	11
3	Description 1		9.2 Functional Block Diagram	11
4	Simplified Schematic 1		9.3 Feature Description	11
5	Revision History2		9.4 Device Functional Modes	11
6	Pin Configuration and Functions	10	Application and Implementation	
7	Specifications5		10.1 Application Information	12
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	12
	7.2 Handling Ratings	11	Power Supply Recommendations	13
	7.3 Recommended Operating Conditions	12	Layout	13
	7.4 Thermal Information		12.1 Layout Guidelines	13
	7.5 Electrical Characteristics		12.2 Layout Example	13
	7.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V 7	13	Device and Documentation Support	
	7.7 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V 8		13.1 Related Links	14
	7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 8$		13.2 Trademarks	14
	7.9 Noise Characteristics		13.3 Electrostatic Discharge Caution	14
	7.10 Operating Characteristics		13.4 Glossary	
	7.11 Typical Characteristics 9	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 10		Information	14


5 Revision History

C	hanges from Revision N (August 2012) to Revision O	Page
•	Updated document to new TI data sheet format.	<i>'</i>
•	Deleted Ordering Information table.	<i>*</i>
•	Added Applications	<i>*</i>
•	Added Device Information table.	<i>*</i>
•	Added Pin Functions table	
•	Added Handling Ratings table	
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	6
•	Added –40°C to 125°C for SN74LV245A in Electrical Characteristics table	7
•	Added -40°C to 125°C for SN74LV245A in all three Switching Characteristics tables.	7
	Added Typical Characteristics	
•	Added Detailed Description section	1
•	Added Application and Implementation section	12
•	Added Power Supply Recommendations and Layout sections	13




6 Pin Configuration and Functions


SN54LV245A . . . J OR W PACKAGE SN74LV245A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN74LV245A . . . RGY PACKAGE (TOP VIEW)



SN54LV245A ... FK PACKAGE (TOP VIEW)




Pin Functions

F	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	DIR	I	Direction Pin
2	A1	I/O	A1 I/O
3	A2	I/O	A2 I/O
4	A3	I/O	A3 I/O
5	A4	I/O	A4 I/O
6	A5	I/O	A5 I/O
7	A6	I/O	A6 I/O
8	A7	I/O	A7 I/O
9	A8	I/O	A8 I/O
10	GND	_	Ground Pin
11	B8	I/O	B8 I/O
12	B7	I/O	B7 I/O
13	В6	I/O	B6 I/O
14	B5	I/O	B5 I/O
15	B4	I/O	B4 I/O
16	В3	I/O	B3 I/O
17	B2	I/O	B2 I/O
18	B1	I/O	B1 I/O
19	ŌĒ	I	Output Enable
20	V _{CC}	_	Power Pin

Copyright © 1997–2014, Texas Instruments Incorporated



GQN PACKAGE (TOP VIEW)



Pin Assignments

	1	2	3	4	
Α	A1	DIR	V _{CC}	ŌĒ	
В	A3	B2	A2	B1	
С	A5	A4	B4	В3	
D	A7	B6	A6	B5	
Ε	GND	A8	B8	B7	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT			
V_{CC}	Supply voltage range		-0.5	7	V			
.,	land to talk and many and	Except I/O ports ⁽²⁾	-0.5	7				
VI	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	7	V			
Vo	Voltage range applied to any output in the high-imp	-0.5	7	V				
Vo	Output voltage range applied in the high or low star	te ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V			
I _{IK}	Input clamp current	V ₁ < 0		-20	mA			
I _{OK}	Output clamp current	V _O < 0		-50	mA			
Io	Continuous output current	$V_O = 0$ to V_{CC}		±35	mA			
	Continuous current through V _{CC} or GND	Continuous current through V _{CC} or GND						

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	е	- 65	150	°C
V _(ESD)	Floatrootatio diocharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	\/
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Product Folder Links: SN54LV245A SN74LV245A

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54LV2	45A ⁽²⁾	SN74LV	245A		
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
	LPak Inval Specification	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$			
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		$V_{CC} \times 0.7$			
		V _{CC} = 2 V		0.5		0.5		
.,	Lave lavel inner treatene	V _{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
VI	Input voltage	•	0	5.5	0	5.5	V	
V	Output valtage	High or low state	0	V_{CC}	0	V_{CC}	V	
Vo	Output voltage	3-state	0	5.5	0	5.5	v	
		V _{CC} = 2 V		-50		-50	μΑ	
	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2	ı	
I _{OH}	nigri-level output current	V_{CC} = 3 V to 3.6 V		-8		-8	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16				
		V _{CC} = 2 V		50		50	μΑ	
	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
l _{OL}	Low-level output current	V_{CC} = 3 V to 3.6 V		8		8	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16		16		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200		
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		20		
T _A	Operating free-air temperature		-55	125	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

7.4 THE	ermai information			0174	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\					
				SN74L	V245A					
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	NS	PW	RGY	UNIT		
		20 PINS								
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.6	114.8	77.5	76.6	101.5	34.1			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.3	30.1	43.7	43.0	35.6	38.4			
$R_{\theta JB}$	Junction-to-board thermal resistance	49.8	56.3	45.1	44.1	52.5	12.0			
ΨЈТ	Junction-to-top characterization parameter	18.3	0.9	16.9	16.7	2.2	0.8	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	49.4	55.6	44.7	43.7	52.0	12.0			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	7.1			

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Submit Documentation Feedback

Copyright © 1997–2014, Texas Instruments Incorporated

⁽²⁾ Product Preview



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	SN54LV	/245A ⁽	1)		to 85°C		–40°C SN74	UNIT		
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1			V _{CC} - 0.1			
V _{OH}		I _{OH} = -2 mA	2.3 V	2			2			2			V
311		$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48			2.48			
		$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			3.8			3.8			
		I _{OL} = 50 μA	2 V to 5.5 V			0.1			0.1			0.1	
V_{OL}		I _{OL} = 2 mA	2.3 V			0.4			0.4			0.4	V
		I _{OL} = 8 mA	3 V			0.44			0.44			0.44	
		I _{OL} = 16 mA	4.5 V			0.55			0.55			0.55	
I	Control inputs	V _I = 5.5 V or GND	0 to 5.5 V			±1			±1			±1	μΑ
I_{OZ}	A or B port	$V_O = V_{CC}$ or GND	5.5 V			±5			±5			±5	μΑ
I_{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20			20	μΑ
$\mathbf{I}_{\mathrm{off}}$		V_I or $V_O = 0$ to 5.5 V	0			5			5			5	μA
<u> </u>	Control inputs	V – V or CND	3.3 V		3			3			-	-	pF
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V		3			3					þΓ
	A D 1/	V – V or CND	3.3 V		5.5			5.5					nE.
C_{io}	A or B port	$V_O = V_{CC}$ or GND	5 V		5.5			5.5				-	pF

⁽¹⁾ Product Preview

7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM		LOAD CAPACITANCE		T _A = 25°C		SN54LV245A ⁽¹⁾		SN74LV245A		-40°C to SN74LV		UNIT
	(INPUT)			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A			8.3 ⁽²⁾	13 ⁽²⁾	1 ⁽²⁾	15 ⁽²⁾	1	15	1	17	
t _{en}	ŌĒ	A or B	$C_L = 15 pF$		11.8 ⁽²⁾	19.9 ⁽²⁾	1 ⁽²⁾	22 ⁽²⁾	1	22	1	24	ns
t _{dis}	ŌĒ	A or B			11.8 ⁽²⁾	18.1 ⁽²⁾	1 ⁽²⁾	20(2)	1	20	1	22	
t _{pd}	A or B	B or A			11.2	15.9	1	18	1	18	1	21	
t _{en}	ŌĒ	A or B	C		14.1	22.7	1	26	1	26	1	28	
t _{dis}	ŌĒ	A or B	$C_L = 50 \text{ pF}$		17.6	23.1	1	25	1	25	1	27	ns
t _{sk(o)}						2				2			

⁽¹⁾ Product Preview

Product Folder Links: SN54LV245A SN74LV245A

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			•			•			, ,	_	,			
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	-	T _A = 25°C	;	SN54LV2	245A ⁽¹⁾	SN74LV	/245A	-40°C to 1 SN74LV2		UNIT
			(OUTFUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	t _{pd}	A or B	B or A			5.9 ⁽²⁾	8.4(2)	1 (2)	10 ⁽²⁾	1	10	1	11	
Ī	t _{en}	ŌĒ	A or B	C _L = 15 pF		8.2 (2)	13.2 ⁽²⁾	1 ⁽²⁾	15.5 ⁽²⁾	1	15.5	1	16.5	ns
	t _{dis}	ŌĒ	A or B			9.6 ⁽²⁾	16.5 ⁽²⁾	1 (2)	19.5 ⁽²⁾	1	19.5	1	20.5	
	t _{pd}	A or B	B or A			7.9	11.9	1	13.5	1	13.5	1	14.5	
Ī	t _{en}	ŌĒ	A or B	0 50 - 5		9.9	16.7	1	19	1	19	1	20	
Ī	t _{dis}	ŌĒ	A or B	$C_L = 50 \text{ pF}$		13.9	19.8	1	22	1	22	1	23	ns
Ī	t _{sk(o)}						1.5				1.5			

Product Preview

7.8 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	FROM TO (OUTPUT)	LOAD	T _A = 25°C		SN54LV245A ⁽¹⁾		SN74LV245A		-40°C to 125°C SN74LV245A		UNIT	
	(INPUT)		CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	C _L = 15 pF		4.3(2)	5.5 ⁽²⁾	1 ⁽²⁾	6.5 ⁽²⁾	1	6.5	1	7	
t _{en}	ŌĒ	A or B			5.7 ⁽²⁾	8.5 ⁽²⁾	1 ⁽²⁾	10.6 ⁽²⁾	1	10	1	10.5	ns
t _{dis}	ŌĒ	A or B			7.8(2)	12.8 ⁽²⁾	1 ⁽²⁾	14.7 ⁽²⁾	1	14.2	1	14.7	
t _{pd}	A or B	B or A			5.6	7.5	1	8.5	1	8.5	1	9	
t _{en}	ŌĒ	A or B	0 50 75		7	10.6	1	12	1	12	1	12.5	
t _{dis}	ŌĒ	A or B	$C_L = 50 \text{ pF}$		10.9	14.7	1	16	1	16	1	16.5	ns
t _{sk(o)}						1				1			

⁽¹⁾ Product Preview

7.9 Noise Characteristics(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN74LV245A					
	PARAMETER	MIN	TYP	MAX	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	8.0	V		
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.4	-0.8	V		
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.9		V		
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V		
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V		

⁽¹⁾ Characteristics are for surface-mount packages only.

7.10 Operating Characteristics

 $T_A = 25$ °C

	PARAMETER		TEST CO	NDITIONS	V _{cc}	TYP	UNIT
	Davies discinution conscitues	Outrotte enabled	0 50 -5	f 40 MH=	3.3 V	20	F
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	25	pF


Product Folder Links: SN54LV245A SN74LV245A

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.




7.11 Typical Characteristics





8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_f \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview

The SNx4LV245A devices are designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- Allows down voltage translation from 5 V to 3.3 V
 - Inputs accept voltage levels up to 5.5 V
- · Slow edge rates minimize output ringing

9.4 Device Functional Modes

Table 1. Function Table

INF	PUTS	ODEDATION				
ŌĒ	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Χ	Isolation				

Product Folder Links: SN54LV245A SN74LV245A



10 Application and Implementation

10.1 Application Information

The SNx4LV245A is a low-drive CMOS device that can be used for a multitude of bus-interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid V_{CC} making the device ideal for down translation.

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention, because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive, but the high drive will also create faster edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - Rise time and fall time specifications, see $(\Delta t/\Delta V)$ in *Recommended Operating Conditions* table.
 - Specified high and low levels, see (V_{IH} and V_{II}) in Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant, allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions:
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended and if there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F is recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 7 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they cannot float when disabled.

12.2 Layout Example




Figure 7. Layout Diagram

Copyright © 1997–2014, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LV245A	Click here	Click here	Click here	Click here	Click here	
SN74LV245A	Click here	Click here	Click here	Click here	Click here	

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV245ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Samples
SN74LV245ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Samples
SN74LV245ADGVRG4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV245A	Sample
SN74LV245ANSRG4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV245A	Sample
SN74LV245APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Samples
SN74LV245APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245APWRG3	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A	Sample
SN74LV245ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV245A	Sample



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV245AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LV245A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV245ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV245ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV245ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV245ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV245APWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV245ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LV245AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

www.ti.com 6-May-2017



*All dimensions are nominal

All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV245ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LV245ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LV245ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV245ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV245APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LV245APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV245APWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV245ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LV245AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	336.6	336.6	28.6

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.