

Sample &

Buy







#### SN74LV273A

SCLS399K-APRIL 1998-REVISED DECEMBER 2014

# SN74LV273A Octal D-Type Flip-Flops With Clear

Technical

Documents

### 1 Features

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 10.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C
- Ioff Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Voltage Operation
   on All Ports
- Latch-Up Performance Exceeds 250 mA
   Per JESD 17
- ESD Protection Exceeds JESD 22
  - 3000-V Human-Body Model
  - 200-V Machine Model
  - 2000-V Charged-Device Model

### 2 Applications

- Power Sub-station Controls
- I/O Modules; Analog PLC/DCS Inputs
- Human Machine Interfaces (HMI)
- Flow Meters
- Patient Monitoring
- Test and Measurement Solutions


## **3 Description**

The SN74LV273A device is an octal D-type flip-flop designed for 2-V to 5.5-V  $V_{CC}$  operation.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VQFN (20)	4.50 x 3.50 mm
	SSOP (20)	7.50 x 5.30 mm
SN74LV273A	TSSOP (20)	6.50 x 4.40 mm
	TVSOP (20)	5.00 x 4.40 mm
	SOIC (20)	12.80 x 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## 4 Simplified Schematic

INSTRUMENTS

www.ti.com

ÈXAS

# **Table of Contents**

1	Feat	ures 1
2	App	lications1
3	Desc	cription 1
4	Sim	olified Schematic 1
5		sion History2
6	Pin (	Configurations and Functions
7	Spee	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics7
	7.6	Timing Requirements, $V_{CC}$ = 2.5 V ± 0.2 V7
	7.7	Timing Requirements, $V_{CC}$ = 3.3 V ± 0.3 V7
	7.8	Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$
	7.9	Switching Characteristics, $V_{CC}$ = 2.5 V ± 0.2 V 8
	7.10	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 8$
	7.11	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V \dots 8$
	7.12	Noise Characteristics9
	7.13	Operating Characteristics9

	7.14	Typical Characteristics	9
8	Para	meter Measurement Information	10
9	Deta	iled Description	11
	9.1	Overview	11
	9.2	Functional Block Diagram	11
	9.3	Feature Description	11
	9.4	Device Functional Modes	11
10	Арр	lication and Implementation	12
	10.1	Application Information	12
	10.2	Typical Application	12
11	Pow	ver Supply Recommendations	13
12	Laye	out	14
	12.1	Layout Guidelines	14
	12.2	Layout Example	14
13	Dev	ice and Documentation Support	14
	13.1	Related Links	14
	13.2	Trademarks	14
	13.3	Electrostatic Discharge Caution	14
	13.4	Glossary	14
14	Mec	hanical, Packaging, and Orderable	
	Infor	mation	14

## 5 Revision History

#### Changes from Revision J (April 2005) to Revision K

### Page

•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 1
•	Deleted Ordering Information table.	1
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	. 6



8Q

8D

7D

7Q


6Q

6D

5D

5Q

## 6 Pin Configurations and Functions



#### **Pin Functions**

PIN		TYPE	DESCRIPTION		
NO.	NAME	TIPE	DESCRIPTION		
1	CLR	Ι	Clear Pin		
2	1Q	0	1Q Output		
3	1D	Ι	1D Input		
4	2D	Ι	2D Input		
5	2Q	0	2Q Output		
6	3Q	0	3Q Output		
7	3D	I	3D Input		
8	4D	Ι	4D Input		
9	4Q	0	4Q Output		
10	GND		Ground Pin		
11	CLK	Ι	Clock Pin		
12	5Q	0	5Q Output		
13	5D	Ι	5D Input		
14	6D	Ι	6D Input		
15	6Q	0	6Q Output		
16	7Q	0	7Q Output		
17	7D	Ι	7D Input		
18	8D	Ι	8D Input		
19	8Q	0	8Q Output		
20	V <sub>CC</sub>	_	Power Pin		

## GQN or ZQN PACKAGE (TOP VIEW)

	1234
A	0000
В	$\circ \circ \circ \circ$
С	$\circ \circ \circ \circ$
D	$\circ \circ \circ \circ$
Е	$\circ \circ \circ \circ$

## Table 1. GQN or ZQN Pin Assignments

	1	2	3	4
Α	1Q	CLR	V <sub>CC</sub>	8Q
В	2D	7D	1D	8D
С	3Q	2Q	6Q	7Q
D	4D	5D	3D	6D
Е	GND	4Q	CLK	5Q

## 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in t	he high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GNE			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions<sup>()</sup> is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins}^{(2)}$	2000	V
		Machine Model (MM)	200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

STRUMENTS

XAS

## 7.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		
VIH	Hign-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V <sub>CC</sub> × 0.7		V
		$V_{CC}$ = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		$V_{CC} = 2 V$		0.5	
	Law law I familian the star	$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	V
	Supply voltage         High-level input voltage         Low-level input voltage         Input voltage         Output voltage         High-level output current         Low-level output current         Input transition rise or fall rate         Operating free-air temperature	$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		$V_{CC} = 2 V$		-50	μA
	LP-b. Level enderst ensered	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
IOH	Hign-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-6	mA
		$V_{CC}$ = 4.5 V to 5.5 V		-12	
		$V_{CC} = 2 V$		50	μA
	Level and a devidence of	$V_{CC}$ = 2.3 V to 2.7 V		2	
IOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6	mA
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3 V$ to 3.6 V		100	ns/V
V <sub>IL</sub> V <sub>I</sub> V <sub>O</sub> loн loL Δt/Δv		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 7.4 Thermal Information

		SN74LV273A						
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	NS	PW	RGY	UNIT
				20	PINS			
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	98.7	118.1	81.8	79.4	104.7	37.1	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	60.4	33.4	47.8	45.9	38.8	46.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.9	59.6	49.4	46.9	55.7	14.9	
ΨJT	Junction-to-top characterization parameter	21.6	1.1	20.1	19.1	2.9	1.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	53.5	58.9	49.0	46.5	55.1	15.0	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		_	_	_	_	9.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



## 7.5 Electrical Characteristics

	TEST CONDITIONS	v	T <sub>A</sub> = 25°C		-40°C to 8	5°C	–40°C to 125°C	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	( MIN	МАХ	MIN MA	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> – 0.1		V <sub>CC</sub> – 0.1		V <sub>CC</sub> – 0.1	
	$I_{OH} = -2 \text{ mA}$	2.3 V	2		2		2	V
0	$I_{OH} = -6 \text{ mA}$	3 V	2.48		2.48		2.48	
	I <sub>OH</sub> = -12 mA	4.5 V	3.8		3.8		3.8	
	I <sub>OL</sub> = -50 μA	2 V to 5.5 V		0.	1	0.1	0.	1
V <sub>OL</sub>	$I_{OL} = -2 \text{ mA}$	2.3 V		0.	1	0.4	0.	4 V
	$I_{OL} = -6 \text{ mA}$	3 V		0.4	1	0.44	0.4	4
	$I_{OL} = -12 \text{ mA}$	4.5 V		0.5	5	0.55	0.5	5
I <sub>I</sub>	V <sub>1</sub> = 5.5 V or GND	0 to 5.5 V		±	1	±1	±	1 µA
I <sub>CC</sub>	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V		2	)	20	2	0 μΑ
I <sub>off</sub>	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$	0 V		:	5	5		5 μΑ
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		2				pF

over recommended operating free-air temperature range (unless otherwise noted)

## 7.6 Timing Requirements, $V_{cc}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			T <sub>A</sub> = 2	5°C	–40°C to	85°C	–40°C to	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		CLR low	6.5		7		7.5		
t <sub>w</sub>	Pulse duration	CLK high or low	7		8.5		9		ns
	Catur time, data batano CLIKA	Data	8.5		10.5		12		
t <sub>su</sub>	Setup time, data before CLK↑	CLR inactive	4		4		4.5		ns
t <sub>h</sub>	h Hold time, data after CLK↑				1		2.5		ns

## 7.7 Timing Requirements, $V_{cc}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			T <sub>A</sub> = 2	5°C	–40°C to	85°C	–40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	CLR low	5		6		6.5		
t <sub>w</sub>	Pulse duration	CLK high or low	5		6.5		7		ns
	Cature times, data hafara CLIKA	Data	5.5		6.5		8		
t <sub>su</sub>	Setup time, data before CLK↑	CLR inactive	2.5		2.5		3		ns
t <sub>h</sub> Hold time, data after CLK↑			1		1		2.5		ns

## 7.8 Timing Requirements, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			T <sub>A</sub> = 2	5°C	-40°C to	85°C	–40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	CLR low	5		5		5.5		22
tw	Pulse duration	CLK high or low	5		5		5.5		ns
	Cotup time, data bafara CLKA	Data	4.5		4.5		6		~~~
t <sub>su</sub>	Setup time, data before CLK↑	CLR inactive	2		2		2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑		1		1		2		ns

Copyright © 1998–2014, Texas Instruments Incorporated

RUMENTS

SCLS399K-APRIL 1998-REVISED DECEMBER 2014

## 7.9 Switching Characteristics, $V_{cc}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	Т	T <sub>A</sub> = 25°C			85°C	–40°C to	125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	55 <sup>(1)</sup>	95 <sup>(1)</sup>		45		45		MHz
f <sub>max</sub>			$C_L = 50 \text{ pF}$	45	75		40		40		IVITIZ
t <sub>pd</sub>	CLK	Q			10.4 <sup>(1)</sup>	18.3 <sup>(1)</sup>	1	20.5	1	22.5	ns
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		10.3 <sup>(1)</sup>	19 <sup>(1)</sup>	1	21	1	23	ns
t <sub>pd</sub>	CLK	Q			12.9	22.1	1	25	1	27	ns
t <sub>PHL</sub>	CLR	Q	$C_L = 50 \text{ pF}$		13.1	22.8	1	25.5	1	27.5	ns
t <sub>sk(o)</sub>						2				2	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 7.10 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	Т	A = 25°C		–40°C to	85°C	–40°C to	125°C	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
£			C <sub>L</sub> = 15 pF	75 <sup>(1)</sup>	140 <sup>(1)</sup>		65		65		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	50	110		45		45		IVITIZ
t <sub>pd</sub>	CLK	Q			7.1 <sup>(1)</sup>	13.6 <sup>(1)</sup>	1	16	1	17.5	ns
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		6.9 <sup>(1)</sup>	13.6 <sup>(1)</sup>	1	16	1	17.5	ns
t <sub>pd</sub>	CLK	Ø			9.1	17.1	1	19.5	1	21	ns
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 50 pF		8.7	17.1	1	19.5	1	21	ns
t <sub>sk(o)</sub>						1.5				1.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 7.11 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD CAPACITANCE	Т	T <sub>A</sub> = 25°C			85°C	–40°C to	125°C	UNIT
FARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C <sub>L</sub> = 15 pF	120 <sup>(1)</sup>	20 <sup>(1)</sup> 5		100		100		N 41 1-
Tmax			C <sub>L</sub> = 50 pF	80	160		70		70		MHz
t <sub>pd</sub>	CLK	Q			4.8 <sup>(1)</sup>	9 <sup>(1)</sup>	1	10.5	1	11.5	ns
t <sub>PHL</sub>	CLR	Q	C <sub>L</sub> = 15 pF		4.7 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1	10	1	11	ns
t <sub>pd</sub>	CLK	Q			6.2	11	1	12.5	1	14	ns
t <sub>PHL</sub>	CLR	Q	$C_L = 50 \text{ pF}$		6	10.5	1	12	1	13.5	ns
t <sub>sk(o)</sub>						1				1	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



## 7.12 Noise Characteristics<sup>(1)</sup>

$V_{\rm CC} = 3.3  \rm V,$	$C_1 =$	50 pF.	$T_{\Lambda} =$	25°C

	PARAMETER	SN	74LV273A		
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.4	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V


(1) Characteristics for surface-mount packages only.

## 7.13 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST C	ONDITIONS	V <sub>cc</sub>	TYP	UNIT
C <sub>pd</sub>		0 50 -5	6 40 MUL	3.3 V	V 15.9	- <b>F</b>
	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 10 MHz	5 V	17.1	р⊦

## 7.14 Typical Characteristics




SN74LV273A SCLS399K – APRIL 1998–REVISED DECEMBER 2014



www.ti.com

### 8 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- $\mathsf{E}. \quad \mathsf{t}_{\mathsf{PLZ}} \text{ and } \mathsf{t}_{\mathsf{PHZ}} \text{ are the same as } \mathsf{t}_{\mathsf{dis}}.$
- $\label{eq:F.transform} F. \quad t_{PZL} \text{ and } t_{PZH} \text{ are the same as } t_{en}.$
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



## 9 Detailed Description

#### 9.1 Overview

The SN74LV273A device is an octal D-type flip-flop designed for 2-V to 5.5-V  $V_{CC}$  operation.

This device is a positive-edge-triggered flip-flop with direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74LV273A device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### 9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

#### 9.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
- Inputs accept voltages to 5.5 V
- Slow edges reduce noise
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when  $V_{CC}$  is 0 V

### 9.4 Device Functional Modes

#### Table 2. Function Table (Each Flip-Flop)

	INPUTS		OUTPUT
CLR	CLK	D	Q
L	Х	Х	L
н	↑	н	Н
н	↑	L	L
Н	L	Х	Q <sub>0</sub>



### **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

The SN74LV273A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid  $V_{CC}$ . This feature makes it Ideal for translating down to the  $V_{CC}$  level. Figure 6 shows the reduction in ringing compared to higher drive parts such as AC.

#### **10.2 Typical Application**




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions*<sup>(1)</sup> table.
  - For specified High and low levels, see  $V_{IH}$  and  $V_{IL}$  in the *Recommended Operating Conditions*<sup>(1)</sup> table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).



#### **Typical Application (continued)**

### 10.2.3 Application Curves



## **11 Power Supply Recommendations**

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions*<sup>(1)</sup> table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple V<sub>CC</sub> pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

NSTRUMENTS

FXAS

www.ti.com

## 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

#### 12.2 Layout Example




Figure 7. Layout Diagram

### **13** Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV273A	Click here	Click here	Click here	Click here	Click here

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### **13.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



20-Nov-2014

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV273ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV273A	Samples
SN74LV273APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV273A	Samples
SN74LV273ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV273A	Samples



20-Nov-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV273AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LV273A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV273ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV273ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV273ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV273ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV273APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV273APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV273APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV273ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LV273AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-May-2017



*All dimensions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LV273ADBR	SSOP	DB	20	2000	367.0	367.0	38.0	
SN74LV273ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0	
SN74LV273ADWR	SOIC	DW	20	2000	367.0	367.0	45.0	
SN74LV273ANSR	SO	NS	20	2000	367.0	367.0	45.0	
SN74LV273APWR	TSSOP	PW	20	2000	367.0	367.0	38.0	
SN74LV273APWR	TSSOP	PW	20	2000	364.0	364.0	27.0	
SN74LV273APWT	TSSOP	PW	20	250	367.0	367.0	38.0	
SN74LV273ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0	
SN74LV273AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	336.6	336.6	28.6	

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



# **DW0020A**



# **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



# **MECHANICAL DATA**



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N20)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated