#### SCLS501D - MAY 2003 - REVISED MAY 2004

- Controlled Baseline

   One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- <sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

#### description/ordering information

- Individual Switch Controls
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

D, DW		R PW PA	
Y4   Y6   COM   Y7   Y5   INH   GND   GND	3 4	16 15 14 13 12 11 10 9	V <sub>CC</sub>   Y2   Y1   Y0   Y3   A   B   C

This 8-channel CMOS analog multiplexer/demultiplexer is designed for 2-V to 5.5-V V<sub>CC</sub> operation.

The SN74LV4051A handles both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

TA	PACK	PACKAGE <sup>‡</sup> ORDERABLE PART NUMBER		TOP-SIDE MARKING
	SOIC – D	Tape and reel	SN74LV4051ATDREP	LV4051ATEP
–40°C to 105°C	SOIC – DW	Tape and reel	SN74LV4051ATDWREP§	LV4051ATEP
	TSSOP – PW	Tape and reel	SN74LV4051ATPWREP	L4051EP

#### **ORDERING INFORMATION**

<sup>‡</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

§ Product Preview.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2004, Texas Instruments Incorporated

SCLS501D - MAY 2003 - REVISED MAY 2004

	FU	NCTION	TABLE	
	INP	UTS		ON
INH	С	В	Α	CHANNEL
L	L	L	L	Y0
L	L	L	Н	Y1
L	L	Н	L	Y2
L	L	Н	Н	Y3
L	Н	L	L	Y4
L	Н	L	Н	Y5
L	Н	Н	L	Y6
L	Н	Н	Н	Y7
Н	Х	Х	Х	None

### logic diagram (positive logic)





SCLS501D - MAY 2003 - REVISED MAY 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Switch I/O voltage range, $V_{IO}$ (see Notes 1 and 2) Input clamp current, $I_{IK}$ ( $V_I < 0$ ) I/O diode current, $I_{IOK}$ ( $V_{IO} < 0$ ) Switch through current, $I_T$ ( $V_{IO} = 0$ to $V_{CC}$ ) Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 3): D package	-0.5 V to 7.0 V 0.5 V to V <sub>CC</sub> + 0.5 V 20 mA 50 mA 
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package DW package	
PW package	108°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2‡	5.5	V
		$V_{CC} = 2 V$	1.5		
	High-level input voltage,	V <sub>CC</sub> = 2.3 V to 2.7 V	$V_{CC}  imes 0.7$		V
VIH	control inputs	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC}  imes 0.7$		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$V_{CC}  imes 0.7$		
		$V_{CC} = 2 V$		0.5	
	Low-level input voltage, control inputs	$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC}  imes 0.3$	
VIL		V <sub>CC</sub> = 3 V to 3.6 V		$V_{\text{CC}} \times 0.3$	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		$V_{\text{CC}} \times 0.3$	
VI	Control input voltage		0	5.5	V
VIO	Input/output voltage		0	VCC	V
		$V_{CC}$ = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
Тд	Operating free-air temperature		-40	105	°C

<sup>‡</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS501D - MAY 2003 - REVISED MAY 2004

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	•

				Τ <sub>Δ</sub>	∖ = 25°C	;			
	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN N	IAX	UNIT
			2.3 V		38	180		225	
ron	On-state switch resistance	$I_T = 2 \text{ mA}, V_I = V_{CC} \text{ or GND},$ $V_{INH} = V_{II}$ , (see Figure 1)	3 V		30	150		190	Ω
			4.5 V		22	75		100	
			2.3 V		113	500		600	
ron(p)	Peak on-state resistance	$I_T = 2 \text{ mA}, V_I = V_{CC} \text{ to GND},$ VINH = VII	3 V		54	180		225	Ω
			4.5 V		31	100		125	
	Difference in on-state		2.3 V		2.1	30		40	
$\Delta r_{OO}$	resistance between	$I_T = 2 \text{ mA}, V_I = V_{CC} \text{ to GND},$ $V_{INH} = V_{II}$	3 V		1.4	20		30	Ω
	switches		4.5 V		1.3	15		20	
lj –	Control input current	$V_{I} = 5.5 V \text{ or GND}$	0 to			±0.1		±1	μA
.1		-	5.5 V						Pr. 1
IS(off)	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$ , or $V_I = GND$ and $V_O = V_{CC}$ , $V_{INH} = V_{IH}$ , (see Figure 2)	5.5 V			±0.1		±1	μΑ
I <sub>S(on)</sub>	On-state switch leakage current	VI = V <sub>CC</sub> or GND, V <sub>INH</sub> = V <sub>IL</sub> (see Figure 3)	5.5 V			±0.1		±1	μA
ICC	Supply current	$V_I = V_{CC}$ or GND	5.5 V					20	μA
CIC	Control input capacitance	f = 10 MHz	3.3 V		2				pF
C <sub>IS</sub>	Common terminal capacitance		3.3 V		23.4				pF
C <sub>OS</sub>	Switch terminal capacitance		3.3 V		5.7				pF
CF	Feedthrough capacitance		3.3 V		0.5				pF

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

		FROM	то	TEST	Τ <sub>4</sub>	ע = 25°C	;			
PAR	AMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		1.9	10		16	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		6.6	18		23	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		7.4	18		23	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 5)		3.8	12		18	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		7.8	28		35	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		11.5	28		35	ns



SCLS501D - MAY 2003 - REVISED MAY 2004

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

DAD		FROM	то	TEST	Т	λ = 25°C	;	MAINI		UNIT
PAR	AMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		1.2	6		10	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		4.7	12		15	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		5.7	12		15	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		2.5	9		12	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		5.5	20		25	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		8.8	20		25	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

		FROM	то	TEST	Тд	_ = 25°C	;	RAINI		
PAR	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		0.6	4		7	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		3.5	8		10	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		4.4	8		10	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		1.5	6		8	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		4	14		18	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		6.2	14		18	ns



SCLS501D - MAY 2003 - REVISED MAY 2004

# analog switch characteristics over recommended operating free-air temperature range (unless otherwise noted)

	FROM	то	7507.000			Τį	λ = 25°C	;		
PARAMETER	(INPUT)	(OUTPUT)	TEST CO	NDITIONS	Vcc	MIN	TYP	MAX	UNIT	
			CL = 50 pF,		2.3 V		20			
Frequency response (switch on)	COM or Yn	Yn or COM	R <sub>L</sub> = 600 Ω, f <sub>in</sub> = 1 MHz (sir	ne wave)	3 V		25		MHz	
(owner)			(see Note 5 and		4.5 V		35			
Crosstalk			C <sub>L</sub> = 50 pF,				20			
(control input to signal	INH	COM or Yn	R <sub>L</sub> = 600 Ω, f <sub>in</sub> = 1 MHz (square wave)	COM or Yn $R_L = 600 \Omega$ , fr. = 1 MHz (square wave)	3 V		35		mV	
output)			$r_{in} = r_{in} r_{in} (square wave)$ (see Figure 7)		4.5 V		60			
			C <sub>L</sub> = 50 pF,		2.3 V		-45			
Feedthrough attenuation (switch off)	COM or Yn	Yn or COM	Yn or COM $\begin{array}{c} R_{L} = 600 \ \Omega, \\ f_{in} = 1 \ MHz \end{array}$		3 V		-45		dB	
			(see Note 6 and	d Figure 8)	4.5 V		-45			
			$C_L = 50 \text{ pF},$	V <sub>I</sub> = 2 V <sub>p-p</sub>	2.3 V		0.1			
Sine-wave distortion	COM or Yn	Yn or COM	$R_L = 10 k\Omega$ , $f_{in} = 1 kHz$	V <sub>I</sub> = 2.5 V <sub>p-p</sub>	3 V		0.1		%	
			(sine wave) (see Figure 9)	V <sub>I</sub> = 4 V <sub>p-p</sub>	4.5 V		0.1			


NOTES: 5. Adjust fin voltage to obtain 0-dBm output. Increase fin frequency until dB meter reads -3 dB.

6. Adjust fin voltage to obtain 0-dBm input.

### operating characteristics, V\_{CC} = 3.3 V, T<sub>A</sub> = 25°C

	PARAMETER	R TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 10 MHz	5.9	pF

#### PARAMETER MEASUREMENT INFORMATION








SCLS501D - MAY 2003 - REVISED MAY 2004

### PARAMETER MEASUREMENT INFORMATION








Figure 3. On-State Switch Leakage-Current Test Circuit





Figure 4. Propagation Delay Time, Signal Input to Signal Output




SCLS501D - MAY 2003 - REVISED MAY 2004



#### PARAMETER MEASUREMENT INFORMATION

Figure 5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output




NOTE A: fin is a sine wave.

Figure 6. Frequency Response (Switch On)



SCLS501D - MAY 2003 - REVISED MAY 2004

#### PARAMETER MEASUREMENT INFORMATION








Figure 8. Feedthrough Attenuation (Switch Off)




Figure 9. Sine-Wave Distortion





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4051ATDREP	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV4051ATEP	Samples
SN74LV4051ATPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4051EP	Samples
V62/03664-01XE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4051EP	Samples
V62/03664-01YE	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV4051ATEP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

31-May-2014

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV4051A-EP :

- Catalog: SN74LV4051A
- Automotive: SN74LV4051A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4051ATDREP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4051ATPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4051ATDREP	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV4051ATPWREP	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated