

SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

- Member of the Texas Instruments Widebus+™ Family
- Designed to Optimize Power Savings in Portable Applications
- 1.65-V to 5.5-V Level Translation Using Dual Supplies
- Matched Pinout With CompactFlash™ (CF) Connector Pin Configurations to Optimize PCB Layout
- Input-Disable Feature Allows Floating Input Conditions
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD
 - 15-kV Human-Body Model
 - ±4-kV IEC61000-4-2, Contact Discharge (Latch-Up Immune)

description/ordering information

This CompactFlash™ (CF) interface chip is designed to provide a single-chip solution for CF card interfaces. Separate V_{CC} rails for the system bus side and the CF connector bus side allow voltage-level shifting. This is helpful for interfacing between a core chipset, which may operate from 3.3 V down to 1.65 V, and CF cards, which operate from 3.3-V or 5-V supply voltages. All the input buffers feature the input-disable function, which allows conditional floating input signals. The input, output, and I/O buffers on the CF connector side have been defined to comply with CF+ and CompactFlash specification revisions 1.4 and 2.0.

This device has 16-bit data lines and 24-bit address/command lines. $\overline{CD1}$ and $\overline{CD2}$ have internal pullup resistors to pull them to a high logic state if there is no card in the CF slot. The presence of a CF card in the CF slot generates a low logic signal at \overline{SCD} . A separate power-supply pin, V_{CC_SD}, controls the \overline{SCD} output buffer. The \overline{SCD} signal can be used to control a voltage regulator, which may power the CF slot and the CF side of this device. V_{CC_SD} is particularly helpful when the core processor operates at a low V_{CC}, but the regulator needs a higher control signal voltage.

The $\overline{MASTER_EN}$ signal controls all the buffers and transceivers except $\overline{CD1}$ and $\overline{CD2}$. If $\overline{MASTER_EN}$ is high, the SN74LV4320A is in a power-down mode. The $\overline{BUF_EN}$ signal, in conjunction with $\overline{MASTER_EN}$, controls the 11-bit address lines and 13-bit control/command lines.

The 16-bit data lines use two separate enable signals. \overline{ENL} , in conjunction with $\overline{MASTER_EN}$, controls the lower 8-bit data lines (D07–D00). \overline{ENH} , in conjunction with $\overline{MASTER_EN}$, controls the upper 8-bit data lines (D15–D08). A $\overline{DIR(S/CF)}$ input controls the data direction between the system bus and the CF card. An additional $\overline{DIR_OUT}$ pin generates the $\overline{DIR(S/CF)}$ signal using the \overline{SOE} and \overline{SIORD} signals. With either \overline{SOE} or \overline{SIORD} being low, the data direction is from the CF card side to the system side ($\overline{DIR_OUT} = L$). $\overline{DIR(S/CF)}$ and $\overline{DIR_OUT}$ are placed adjacent to each other, which is convenient for connecting $\overline{DIR(S/CF)}$ and $\overline{DIR_OUT}$, if $\overline{DIR_OUT}$ is used. This saves an additional signal from the system controller to control the data direction.

ORDERING INFORMATION

T _A	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	LFPGA – GKF Tape and reel	SN74LV4320AGKFR	LM320A

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.
CompactFlash is a trademark of Sandisk Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2005, Texas Instruments Incorporated

SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005


description/ordering information (continued)

BVD1, BVD2, $\overline{\text{INPACK}}$, $\overline{\text{READY}}$, $\overline{\text{WAIT}}$, and $\overline{\text{WP}}$ have 100-k Ω internal pullup resistors, eliminating the need for external pullups. The resistors are within the tolerance of CF+ and CompactFlash specification revisions 1.4 and 2.0.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

board-optimized pin configuration

GKF PACKAGE
(TOP VIEW)



terminal assignments

	1	2	3	4	5	6
A	D12	D04	D03	SD14	SD12	SD11
B	D13	D05	D11	SD13	SD10	SD09
C	D14	D06	SD15	$\overline{\text{SINPACK}}$	SD08	SD07
D	D15	D07	$V_{\text{CC_CF}}$	$V_{\text{CC_S}}$	SD06	SD05
E	$\overline{\text{CE2}}$	$\overline{\text{CE1}}$	GND	GND	SD04	SD03
F	$\overline{\text{OE}}$	A10	$V_{\text{CC_CF}}$	$V_{\text{CC_S}}$	SD02	SD01
G	A09	$\overline{\text{IORD}}$	GND	GND	SD00	$\overline{\text{SCE1}}$
H	A08	$\overline{\text{IOWR}}$	$V_{\text{CC_CF}}$	$V_{\text{CC_S}}$	$\overline{\text{EN_L}}$	$\overline{\text{EN_H}}$
J	A07	$\overline{\text{WE}}$	GND	GND	$\overline{\text{MASTER_EN}}$	$\overline{\text{BUF_EN}}$
K	A06	$\overline{\text{READY}}$	A05	$\overline{\text{SCE2}}$	$\overline{\text{SOE}}$	$\overline{\text{SIORD}}$
L	A04	$\overline{\text{RESET}}$	GND	GND	$\overline{\text{SWE}}$	$\overline{\text{SIOWR}}$
M	A03	$\overline{\text{WAIT}}$	$V_{\text{CC_CF}}$	$V_{\text{CC_S}}$	$\overline{\text{SREADY}}$	$\overline{\text{SRESET}}$
N	A02	$\overline{\text{INPACK}}$	GND	GND	$\overline{\text{SWAIT}}$	$\overline{\text{SREG}}$
P	A01	$\overline{\text{REG}}$	$V_{\text{CC_CF}}$	GND	SBVD2	SBVD1
R	A00	BVD2	$V_{\text{CC_CF}}$	$V_{\text{CC_S}}$	SA10	SWP
T	D00	BVD1	$V_{\text{CC_SD}}$	$\overline{\text{DIR}}(\overline{\text{S}}/\text{CF})$	SA08	SA09
U	D01	D08	$\overline{\text{CD1}}$	DIR_OUT	SA06	SA07
V	D02	D09	$\overline{\text{CD2}}$	SA00	SA04	SA05
W	$\overline{\text{WP}}$	D10	$\overline{\text{SCD}}$	SA01	SA02	SA03

SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

FUNCTION TABLES

Lower 8-Bit Data Bus Transceivers (D07–D00, SD07–SD00)

INPUTS			OPERATION
MASTER_EN	ENL	DIR (\overline{S}/CF)	
L	L	H	SD data to D bus
L	L	L	D data to SD bus
L	H	X	Isolation. D07–D00 and SD07–SD00 inputs can float.
H	X	X	Isolation, low power mode

X = H or L

Upper 8-Bit Data Bus Transceivers (D15–D08, SD15–SD08)

INPUTS			OPERATION
MASTER_EN	ENH	DIR (\overline{S}/CF)	
L	L	H	SD data to D bus
L	L	L	D data to SD bus
L	H	X	Isolation. D15–D08 and SD15–SD08 inputs can float.
H	X	X	Isolation, low power mode

X = H or L

Address Bus Buffers

INPUTS			OUTPUT A
MASTER_EN	BUF_EN	SA	
L	L	H	H
L	L	L	L
L	H	X	Z. SA inputs can float.
H	X	X	Z, low power mode

X = H or L

Command Line Buffers
(BVD1, BVD2, INPACK, OE, IORD, IOWR,
READY, REG, CE1, CE2, WAIT, WE, WP,)

INPUTS			OUTPUT
MASTER_EN	BUF_EN	INPUT	
L	L	H	H
L	L	L	L
L	H	X	Z. Command line buffer inputs can float.
H	X	X	Z, low power mode

X = H or L

Reset

INPUTS		OUTPUT RESET
MASTER_EN	SRESET	
L	H	H
L	L	L
H	X	Z, low power mode

X = H or L

SN74LV4320A**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**SCES628A – APRIL 2005 – REVISED APRIL 2005

FUNCTION TABLES (Continued)**DIR_OUT**

INPUTS				OUTPUT DIR_OUT
BUF_EN	MASTER_EN	SOE	SIORD	
L	L	L	L	L
L	L	L	H	L
L	L	H	L	L
L	L	H	H	H
H	L	X	X	L
X	H	X	X	Z, low power mode


X = H or L

SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

logic diagram



NOTE: $R_{INT} \geq 100\text{ k}\Omega$

SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC_S}	-0.5 V to 4.6 V
V_{CC_CF}, V_{CC_SD}	-0.5 V to 6.5 V
Input voltage range, V_I : I/O ports (SD, SA) (see Note 1)	-0.5 V to 4.6 V
I/O ports (D, A)	-0.5 V to 6.5 V
Input ports ($\overline{SCE1}, \overline{SCE2}, \overline{SIORD}, \overline{SIOWR}, \overline{SOE}, \overline{SREG}, \overline{SWE}$) ...	-0.5 V to 4.6 V
Input ports (BVD1, BVD2, READY, $\overline{INPACK}, \overline{WAIT}, WP$)	-0.5 V to 6.5 V
Control ports ($\overline{DIR}(\overline{S}/CF), \overline{MASTER_EN}, \overline{ENL}, \overline{ENH}$)	-0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1): System port	-0.5 V to 4.6 V
CF port	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2): System port	-0.5 V to $V_{CC_S} + 0.5$ V
CF port	-0.5 V to $V_{CC_CF} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous output current, I_O	± 50 mA
Continuous current through each $V_{CC_S}, V_{CC_CF}, V_{CC_SD}$, or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3)	36°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output-current ratings are observed.
2. This value is limited to 6.5 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

recommended operating conditions (see Notes 4 through 6)

			V _{CCI}	V _{CCO}	MIN	MAX	UNIT
V _{CC_SD}	Card-detect supply voltage				1.65	5.5	V
V _{CC_S}	System-side supply voltage				1.65	V _{CC_CF}	V
V _{CC_CF}	CF-side supply voltage				3	5.5	V
V _{IH}	High-level input voltage	Card-detect inputs (CD1, CD2,)	1.65 V to 5.5 V		V _{CC_SD} × 0.65		V
V _{IL}	Low-level input voltage	Card-detect inputs (CD1, CD2,)	1.65 V to 5.5 V		V _{CC_SD} × 0.35		V
V _{IH}	High-level input voltage	System port (SD, SA, SRESET)	1.65 V to 1.95 V		V _{CC_S} × 0.65		V
			1.95 V to 2.7 V		1.7		
			2.7 V to 3.6 V		2		
V _{IL}	Low-level input voltage	System port (SD, SA, SRESET)	1.65 V to 1.95 V		V _{CC_S} × 0.35		V
			1.95 V to 2.7 V		0.7		
			2.7 V to 3.6 V		0.8		
V _{IH}	High-level input voltage	Control inputs (DIR, MASTER_EN, ENL, ENH, BUF_EN)	1.65 V to 1.95 V		V _{CC_S} × 0.65		V
			1.95 V to 2.7 V		1.7		
			2.7 V to 3.6 V		2		
V _{IL}	Low-level input voltage	Control inputs (DIR, MASTER_EN, ENL, ENH, BUF_EN)	1.65 V to 1.95 V		V _{CC_S} × 0.35		V
			1.95 V to 2.7 V		0.7		
			2.7 V to 3.6 V		0.8		
V _{IH}	High-level input voltage	CF port (D, A)	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		V _{CC_CF} × 0.7		
V _{IL}	Low-level input voltage	CF port (D, A)	3 V to 3.6 V		0.8		V
			4.5 V to 5.5 V		V _{CC_CF} × 0.3		
V _O	Output voltage	Card-detect output voltage			0	V _{CC_SD}	V
		System-side output voltage			0	V _{CC_S}	
		CF-side output voltage			0	V _{CC_CF}	
I _{OH}	High-level output current	Card detect	1.65 V to 1.95 V		-2		mA
			1.95 V to 2.7 V		-4		
			2.7 V to 3.6 V		-8		
			4.5 V to 5.5 V		-12		
I _{OL}	Low-level output current	Card detect	1.65 V to 1.95 V		2		mA
			1.95 V to 2.7 V		4		
			2.7 V to 3.6 V		8		
			4.5 V to 5.5 V		12		

- NOTES: 4. V_{CCI} is the V_{CC} associated with the data input port.
5. V_{CCO} is the V_{CC} associated with the output port.
6. All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74LV4320A**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

recommended operating conditions (see Notes 4 through 6) (continued)

		V_{CCI}	V_{CCO}	MIN	MAX	UNIT
I_{OH}	High-level output current	System port	1.65 V to 1.95 V		2	mA
			1.95 V to 2.7 V		6	
			2.7 V to 3.6 V		12	
I_{OL}	Low-level output current	System port	1.65 V to 1.95 V		2	mA
			1.95 V to 2.7 V		6	
			2.7 V to 3.6 V		12	
I_{OH}	High-level output current	CF port	3 V to 3.6 V		12	mA
			4.5 V to 5.5 V		16	
I_{OL}	Low-level output current	CF port	3 V to 3.6 V		12	mA
			4.5 V to 5.5 V		16	
$\Delta t/\Delta v$	Input transition rise or fall rate		1.65 V to 2.7 V		>20	ns/V
			2.7 V to 3.6 V		>20	
			4.5 V to 5.5 V		>20	
T_A	Operating free-air temperature			-40	85	°C

- NOTES: 4. V_{CCI} is the V_{CC} associated with the data input port.
5. V_{CCO} is the V_{CC} associated with the output port.
6. All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (CF card-detect logic) (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC_SD}	T _A = 25°C			-40°C to 85°C		UNIT
				MIN	TYP	MAX	MIN	MAX	
V _{OH}	I _{OH} = -100 μA	V _I = V _{IH}	1.65 V to 5.5 V	V _{CC_SD} -0.1			V _{CC_SD} -0.2		V
	I _{OH} = -2 mA		1.65 V	1.2			1.2		
	I _{OH} = -4 mA		2.3 V	2			2		
	I _{OH} = -6 mA		2.7 V	2.3			2.3		
	I _{OH} = -8 mA		3 V	2.4			2.4		
	I _{OH} = -12 mA		4.5 V	3.8			3.8		
V _{OL}	I _{OL} = 100 μA	V _I = V _{IL}	1.65 V to 5.5 V				0.1 0.2		V
	I _{OL} = 2 mA		1.65 V				0.2 0.2		
	I _{OL} = 4 mA		2.3 V				0.2 0.2		
	I _{OL} = 6 mA		2.7 V				0.3 0.3		
	I _{OL} = 8 mA		3 V				0.4 0.4		
	I _{OL} = 12 mA		4.5 V				0.5 0.5		
I _I	V _I = V _{CC_SD}	V _I = 0 V	1.65 V to 5.5 V				±0.5 ±1		μA
	V _I = 0 V						-55 -60		
I _{off}	V _I or V _O = 0 to 5.5 V		0 V				55 60		μA
R _{INT}	$\overline{CD1} = \text{GND}, \overline{CD2} = \text{GND}$		1.65 V to 5.5 V	150 300			100 300		kΩ
I _{CC_SD}	$\overline{CD1}$ and $\overline{CD2} = V_{CC_SD}$	I _{O_SD} = 0	5.5 V	0.5			1		μA
	$\overline{CD1}$ or $\overline{CD2} = \text{GND},$ $\overline{CD2}$ or $\overline{CD1} = V_{CC_SD}$			10			10		
C _i	$\overline{CD1}$ or $\overline{CD2}$	V _I = V _{CC_SD} or GND	5.5 V	9					pF

SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC_S}	V _{CC_CF}	T _A = 25°C			-40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
V _{T+}	<u>SOE</u> , <u>SCE1</u> , <u>SCE2</u> , <u>SIORD</u> , <u>SIOWR</u> , <u>SWE</u> , <u>SREG</u>			1.65 V	3 V to 5.5 V	0.95			0.6	1.4	V
				2.3 V		1.32			0.9	1.8	
				2.7 V		1.49			1	2	
				3 V		1.67			1.2	2.2	
V _{T-}	<u>SOE</u> , <u>SCE1</u> , <u>SCE2</u> , <u>SIORD</u> , <u>SIOWR</u> , <u>SWE</u> , <u>SREG</u>			1.65 V	3 V to 5.5 V	0.66			0.19	0.8	V
				2.3 V		0.87			0.39	1.15	
				2.7 V		0.98			0.49	1.32	
				3 V		1.08			0.59	1.5	
ΔV _T	<u>SOE</u> , <u>SCE1</u> , <u>SCE2</u> , <u>SIORD</u> , <u>SIOWR</u> , <u>SWE</u> , <u>SREG</u>			1.65 V	3 V to 5.5 V	0.31			0.1	0.7	V
				2.3 V		0.46			0.25	0.7	
				2.7 V		0.52			0.3	0.9	
				3 V		0.61			0.4	0.9	
V _{T+}	<u>BVD1</u> , <u>BVD2</u> , <u>READY</u> , <u>INPACKT</u> , <u>WAIT</u>			1.65 V to 3.6 V	3 V	1.67			1.3	2.2	V
				4.5 V	2.44			1.9	3.1		
V _{T-}	<u>BVD1</u> , <u>BVD2</u> , <u>READY</u> , <u>INPACKT</u> , <u>WAIT</u> , <u>WP</u>			1.65 V to 3.6 V	3 V	1.11			0.6	1.5	V
				4.5 V	1.43			1	2		
ΔV _T	<u>BVD1</u> , <u>BVD2</u> , <u>READY</u> , <u>INPACKT</u> , <u>WAIT</u>			1.65 V to 3.6 V	3 V	0.58			0.35	1	V
				4.5 V	1.02			0.6	1.5		
V _{T+}	<u>BUF_EN</u> , <u>ENH</u> , <u>ENL</u> , <u>MASTER_EN</u>			1.65 V	3 V to 5.5 V	1			0.6	1.4	V
				2.3 V		1.37			1.1	1.8	
				2.7 V		1.54			1.1	2	
				3 V		1.72			1.3	2.2	
V _{T-}	<u>BUF_EN</u> , <u>ENH</u> , <u>ENL</u> , <u>MASTER_EN</u>			1.65 V	3 V to 5.5 V	0.34			0.15	1	V
				2.3 V		0.63			0.15	1.2	
				2.7 V		0.75			0.2	1.32	
				3 V		0.88			0.4	1.5	
ΔV _T	<u>BUF_EN</u> , <u>ENH</u> , <u>ENL</u> , <u>MASTER_EN</u>			1.65 V	3 V to 5.5 V	0.67			0.08	1.1	V
				2.3 V		0.76			0.2	1.2	
				2.7 V		0.8			0.26	1.3	
				3 V		0.86			0.3	1.4	
V _{OH_S}		_{OH} = -100 μA _{OH} = -2 mA _{OH} = -4 mA _{OH} = -6 mA _{OH} = -12 mA	V _I = V _{IH}	1.65 V to 3.6 V	3 V to 5.5 V	V _{CC_S} -0.1 V			V _{CC_S} -0.2 V		V
				1.65 V		1.2			1.2		
				2.3 V		2			2		
				2.7 V		2.3			2.3		
				3 V		2.4			2.4		
V _{OL_S}		_{OL} = 100 μA _{OL} = 2 mA _{OL} = 4 mA _{OL} = 6 mA _{OL} = 12 mA	V _I = V _{IL}	1.65 V to 3.6 V	3 V to 5.5 V	0.1			0.2		V
				1.65 V		0.2			0.2		
				2.3 V		0.2			0.2		
				2.7 V		0.3			0.3		
				3 V		0.5			0.5		



SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)(see Notes 4 and 5) (continued)

PARAMETER	TEST CONDITIONS		VCC_S	VCC_CF	TA = 25°C			-40°C to 85°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
VOH_CF	IOH = -100 µA IOH = 12 mA IOH = 16 mA	VI = VIH	1.65 V to 3.6 V	3 V to 5.5 V	VCC_CF -0.1 V		VCC_CF -0.2 V		V	
				3 V	2.4	2.4				
				5.5 V	3.8	3.8				
VOL_CF	IOL = 100 µA IOL = 12 mA IOL = 16 mA	VI = VIL	1.65 V to 3.6 V	3 V to 5.5 V			0.1	0.2	V	
				3 V		0.5	0.5			
				5.5 V		0.5	0.5			
II	Inputs without pullup resistor	VI = GND to VCCI (see Note 7)	1.65 V to 3.6 V	3.6 V to 5.5 V			±0.5	±1	µA	
	Inputs with pullup resistor	VI = VCCI (see Note 7)		3 V to 5.5 V			±0.5	±1		
		VI = 0 V				55	60			
Ioff	S port	VI or VO = 0 to 5.5 V	0 V	0 to 5.5 V			±0.5	±1	µA	
	CF port		0 to 3.6 V	0 V			±0.5	±1		
IOZ†	S or CF output ports	VO = VCCO or GND, VI = VCCI or GND	3.6 V	5.5 V			±0.5	±1	µA	
	CF outputs			0 V			±0.5	±1		
ICC_S	Inputs SD15-SD00, SA10-SA00, SCE1, SCE2, SIORD, SIOWR, SOE, SREG, SWE)	VI = VCC_S or GND	1.65 V to 3.6 V	3.6 V to 5.5 V		1.5		3	µA	
	Control inputs (ENL, ENH, BUF_EN)	ENL = ENH = BUF_EN = VCC_S				1.5		3		
		One of ENL, ENH, BUF_EN = GND, Others = VCC_S			IO = 0, DIR(S/CF) = VCC_S, All other inputs = VCC_S or GND		36			36

† For I/O ports, the parameter IOZ includes the input leakage current.

NOTES: 4. VCCI is the VCC associated with the data input port.

5. VCCO is the VCC associated with the output port.

7. VCCI = VCC_S for DIR(S/CF), ENL, ENH, SD15-SD00, SA10-SA00, MASTER_EN, SRESET, SCE1, SCE2, SIORD, SIOWR, SOE, SREG, SWE, BUF_EN

VCCI = VCC_CF for D15-D00, BVD1, BVD2, INPACK, READY, WAIT, WP

SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS		V _{CC_S}	V _{CC_CF}	T _A = 25°C			-40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
I _{CC_CF}	Input (D15–D00)	V _I = V _{CC_CF} or GND	I _O = 0, DIR(\overline{S}/CF) = GND, BVD1, BVD2, \overline{INPACK} , READY, WAIT, WP = V _{CC_CF}	1.65 V to 3.6 V	3 V to 5.5 V			1.5		3	μA
	Inputs (BVD1, BVD2, \overline{INPACK} , READY, WAIT, WP)	BVD1 = BVD2 = \overline{INPACK} = READY WAIT = WP = V _{CC_CF}	I _O = 0, DIR(\overline{S}/CF) = GND, D15–D00 = V _{CC_CF} or GND	1.65 V to 3.6 V	3 V to 5.5 V			1.5		3	
		One of BVD1, BVD2, \overline{INPACK} , READY, WAIT, WP = GND. All others = V _{CC_CF}	I _O = 0, DIR(\overline{S}/CF) = GND, D15–D00 = V _{CC_CF} or GND	1.65 V to 3.6 V	3 V to 5.5 V			60		60	
R _{INT}				1.65 V to 3.6 V	3 V to 5.5 V		150	300		300	kΩ
C _i	Control inputs	V _I = 3.3 V or GND		3.3 V	3.3 V	3					pF
	S _{Axx} , \overline{SOE} , $\overline{SCE1}$, $\overline{SCE2}$, \overline{SIORD} , \overline{SIOWR} , SREG, SWE					3					
	Axx, BVD1, BVD2, READY, \overline{INPACK} , WAIT, WP					9					
C _{io}	S I/O ports	V _O = 3.3 V or GND		3.3 V	3.3 V	7					pF
	CF I/O ports					12					



SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range ($\overline{CD1}$, $\overline{CD2}$) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC_SD}	T _A = 25°C			–40°C to 85°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
t _{pd}	$\overline{CD1}$ or $\overline{CD2}$	\overline{SCD}		1.8 V ± 0.15 V	3.1	7.1	13.5	1.8	15.5	ns
				2.5 V ± 0.2 V	2.7	4.6	7.1	1.6	9.1	
				2.7 V	2.4	4	5.7	1.6	9.1	
				3.3 V ± 0.3 V	2	3.4	5.1	1.2	6.8	
				5 V ± 0.5 V	1.7	2.6	3.6	1	5.5	

switching characteristics over recommended operating free-air temperature range ($\overline{BVD1}$, $\overline{BVD2}$, \overline{INPACK} , \overline{READY} , \overline{WAIT} , \overline{WP}) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC_S}	V _{CC_CF}	T _A = 25°C			–40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
t _{pd}	CF input	S output	$\overline{MASTER_EN} = \overline{BUF_EN} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	3.1	6	10.2	2.4	12.9	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	2.9	5.6	9.6	2.2	13.9	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	2.7	4.6	6.5	1.9	10	
				2.5 V ± 0.2 V	5 V ± 0.5 V	2.5	4.2	5.8	1.7	8.6	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	2.5	4	5.6	1.6	8.8	
t _{en}	$\overline{MASTER_EN}$	S output	$\overline{BUF_EN} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	11.1	18.9	30.7	9.2	35.5	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	11.1	19.3	30.9	8	35.6	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	9.9	12.9	17.4	6.9	22.6	
				2.5 V ± 0.2 V	5 V ± 0.5 V	9.9	13.1	17.4	7	22.6	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	9.5	11.2	13.4	6.3	18.3	
t _{dis}	$\overline{MASTER_EN}$	S output	$\overline{BUF_EN} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	6.8	13.7	23.9	6	25.1	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	6.1	13.4	22	5.4	23.3	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	4.9	8.6	13.3	4	14.5	
				2.5 V ± 0.2 V	5 V ± 0.5 V	4.6	8.5	13.6	3.9	14.5	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	5	8.1	12.2	4.2	13.2	
t _{en}	$\overline{BUF_EN}$	S output	$\overline{MASTER_EN} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	8.7	17.7	33.2	7.6	35.5	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	10.7	18.3	29.3	8.7	35.6	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	9.6	12.4	16.6	6.6	22.6	
				2.5 V ± 0.2 V	5 V ± 0.5 V	9.6	12.6	16.7	6.6	22.6	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	9.2	10.9	13	6.1	18.3	
t _{dis}	$\overline{BUF_EN}$	S output	$\overline{MASTER_EN} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	6.9	12.9	22.3	5.9	24.2	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	5.4	12.4	20.5	4.8	22.8	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	4.4	8	12.7	3.6	14.5	
				2.5 V ± 0.2 V	5 V ± 0.5 V	4.2	7.9	12.8	3.6	14.2	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	4.6	7.7	11.7	3.8	12.3	
				3.3 V ± 0.3 V	5 V ± 0.5 V	4.1	7.6	11.7	3.3	12.4	



SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range (data bus I/Os) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC_S}	V _{CC_CF}	T _A = 25°C			-40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
t _{pd}	D	SD	$\overline{\text{MASTER_EN}} = \overline{\text{ENL}} = \overline{\text{ENH}} = V_{\text{IL}}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	4.2	7.2	11.8	3	13.7	ns
					5 V ± 0.5 V	3.7	6.4	10.7	2.7	13.9	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	3.8	5.7	8	2.4	10	
					5 V ± 0.5 V	3.3	4.9	6.8	2.1	12.4	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	3.5	5.1	6.9	2.2	8.8	
					5 V ± 0.5 V	3	4.3	5.7	1.8	7	
	SD	D		1.8 V ± 0.15 V	3.3 V ± 0.3 V	3.4	5.7	9.8	2.6	11.1	
					5 V ± 0.5 V	3.1	5.4	9.6	2.4	9.6	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	2.8	4.3	6.2	1.9	8.2	
					5 V ± 0.5 V	2.6	3.8	5.4	1.7	7	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	2.5	3.7	5.2	1.5	7.2	
					5 V ± 0.5 V	2.2	3.3	4.5	1.4	6	
t _{en}	$\overline{\text{MASTER_EN}}$	D	$\overline{\text{ENL}} = \overline{\text{ENH}} = V_{\text{IL}}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	13.7	18.2	24.4	9.4	27.9	ns
					5.5 V ± 0.5 V	13.7	17.9	29.9	8	31	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	12.3	15.1	18.8	7.9	23	
					5.5 V ± 0.5 V	12.3	14.8	17.6	8	21.8	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	11.6	14	17.1	7.3	21.4	
					5.5 V ± 0.5 V	11.6	13.7	15.9	7.4	20.3	
	SD	D		1.8 V ± 0.15 V	3.3 V ± 0.3 V	11.6	19.6	31.8	9.4	36.3	
					5.5 V ± 0.5 V	11.7	20.1	32	9.5	36.2	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	10.3	13.4	18	7.2	22.6	
					5.5 V ± 0.5 V	10.3	13.6	18.1	7.1	22.6	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	9.8	11.6	14	6.4	18.3	
					5.5 V ± 0.5 V	9.8	11.7	14	6.4	18.2	
t _{dis}	$\overline{\text{MASTER_EN}}$	D	$\overline{\text{ENL}} = \overline{\text{ENH}} = V_{\text{IL}}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	8.6	12.8	18.1	7.3	20.2	ns
					5.5 V ± 0.5 V	7.6	11.5	16.4	6.3	17.8	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	7.8	10.8	14.7	6.4	16.4	
					5.5 V ± 0.5 V	6.7	9.4	12.6	5.4	13.8	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	7.2	9.9	13.4	5.9	15	
					5.5 V ± 0.5 V	6.1	8.6	11.4	4.8	12.5	
	SD	D		1.8 V ± 0.15 V	3.3 V ± 0.3 V	6.9	12.9	21.7	6	24.2	
					5.5 V ± 0.5 V	6.1	12.6	20.8	5.3	22.8	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	4.9	7.9	11.8	4.1	14.5	
					5.5 V ± 0.5 V	4.7	7.8	11.7	3.9	14.2	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	5	7.1	9.8	4	12	
					5.5 V ± 0.5 V	4.7	7	9.8	3.8	18.2	



SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range (data bus I/Os)
(see Figure 1) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC_S}	V _{CC_CF}	T _A = 25°C			-40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
t _{en}	$\overline{\text{ENL}}$ or $\overline{\text{ENH}}$	D	$\overline{\text{MASTER_EN}}$ = V _{IL}	1.8 V ± 0.15 V	3.3 V ± 0.3 V	9.4	17.6	23.4	8.3	27.2	ns
					5.5 V ± 0.5 V	13.5	17.4	22.6	7.7	27.8	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	12.3	15	18.5	7.9	22.8	
					5.5 V ± 0.5 V	12.3	14.7	17.4	8	21.6	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	11.7	14.1	17	7.3	21.4	
					5.5 V ± 0.5 V	11.6	13.7	16	7.4	20.3	
		SD		1.8 V ± 0.15 V	3.3 V ± 0.3 V	9.5	18.7	30.5	9.1	35.5	
					5.5 V ± 0.5 V	9.6	19.1	30.5	9.1	35.6	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	10	13	17.4	6.8	22.6	
					5.5 V ± 0.5 V	10	13.2	17.4	6.8	22.6	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	9.6	11.3	13.6	6.2	18.3	
					5.5 V ± 0.5 V	9.6	11.4	13.6	6.3	18.2	
t _{dis}	$\overline{\text{ENL}}$ or $\overline{\text{ENH}}$	D	$\overline{\text{MASTER_EN}}$ = V _{IL}	1.8 V ± 0.15 V	3.3 V ± 0.3 V	8.5	12.1	16.8	7.2	20.2	ns
					5.5 V ± 0.5 V	7.7	10.8	15	6.3	16.6	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	7.6	10.4	13.8	6.2	16.4	
					5.5 V ± 0.5 V	6.9	9.1	11.9	5.4	13.1	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	7.3	9.7	12.9	5.9	15	
					5.5 V ± 0.5 V	6.5	8.4	11	5.2	12	
		SD		1.8 V ± 0.15 V	3.3 V ± 0.3 V	6.5	12	20	5.7	24.2	
					5.5 V ± 0.5 V	5.7	11.8	19	5	22.8	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	4.6	7.4	11.1	3.8	14.5	
					5.5 V ± 0.5 V	4.4	7.3	11.1	3.7	14.2	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	4.9	6.8	9.3	4	12	
					5.5 V ± 0.5 V	4.3	6.7	9.2	3.5	18.2	

SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range (SA10–SA00, SCE1, SCE2, SIORD, SIOWR, SOE, SREG, SWE) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC_S}	V _{CC_CF}	T _A = 25°C			–40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
t _{pd}	S input	CF output (control)	$\overline{\text{MASTER_EN}} = \overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	3.4	6.1	9.8	2.5	10.4	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	3	5.8	9.7	2.4	10.2	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	2.6	4.5	6.7	1.8	8.4	
				2.5 V ± 0.2 V	5 V ± 0.5 V	2.4	4.1	6	1.7	6.8	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	2.2	3.9	5.8	1.4	7	
				3.3 V ± 0.3 V	5 V ± 0.5 V	2	3.5	5	1.3	5.8	
		CF output (A pins)	$\overline{\text{MASTER_EN}} = \overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	3.4	5.7	8.7	2.8	10.3	
				1.8 V ± 0.15 V	5 V ± 0.5 V	3.3	5.4	8.2	2.8	9.7	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	2.9	4.3	6.2	1.9	8.4	
				2.5 V ± 0.2 V	5 V ± 0.5 V	2.7	3.9	5.4	1.9	6.8	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	2.6	3.7	5.2	1.7	7	
				3.3 V ± 0.3 V	5 V ± 0.5 V	2.3	3.3	4.4	1.5	5.8	
t _{en}	$\overline{\text{MASTER_EN}}$	CF output (control)	$\overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	10.8	17.9	24.8	7.9	29.7	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	10.8	17.5	26.2	8.1	30.2	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	9.4	14.2	19.4	6.4	23.3	
				2.5 V ± 0.2 V	5 V ± 0.5 V	9.4	14.1	19.3	6.6	23.1	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	8.7	13.1	17.8	5.8	21.4	
t _{dis}	$\overline{\text{MASTER_EN}}$	CF output (control)	$\overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	7.3	13.8	22.5	6.2	25.8	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	6.8	12.1	19.7	5.9	26.3	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	6.1	11.8	19.2	4.9	20.2	
				2.5 V ± 0.2 V	5 V ± 0.5 V	5.9	10	16.3	4.6	19.8	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	5.6	11	18.3	4.6	19.1	
				3.3 V ± 0.3 V	5 V ± 0.5 V	5.4	9.2	15.5	3.9	18	
t _{en}	$\overline{\text{BUF_EN}}$	CF output (A pins)	$\overline{\text{MASTER_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	12.9	17.5	23.7	7.7	29.7	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	13.3	17.8	24.4	9.4	30.2	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	11.7	14.4	17.9	7.5	23.3	
				2.5 V ± 0.2 V	5 V ± 0.5 V	11.8	14.3	17.1	7.7	23.1	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	11	13.3	16.2	6.9	21.4	
				3.3 V ± 0.3 V	5 V ± 0.5 V	11.1	13.2	15.3	6.5	21.2	
t _{dis}	$\overline{\text{BUF_EN}}$	CF output (A pins)	$\overline{\text{MASTER_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	8.9	13.6	19.7	7.5	25.8	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	7.6	11.8	17.1	6.6	26.3	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	8	11.6	16	6.6	20.1	
				2.5 V ± 0.2 V	5 V ± 0.5 V	6.7	9.7	13.2	5	19.8	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	7.7	10.6	14.7	6	18.2	
				3.3 V ± 0.3 V	5 V ± 0.5 V	6.1	8.9	11.9	4.9	18	



SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range
(SA10–SA00, SCE1, SCE2, SIORD, SIOWR, SOE, SREG, SWE) (see Figure 1) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC_S}	V _{CC_CF}	T _A = 25°C			–40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
t _{en}	$\overline{\text{BUF_EN}}$	CF output (A pins)	$\overline{\text{MASTER_EN}}$ = V _{IL}	1.8 V ± 0.15 V	3.3 V ± 0.3 V	12.3	16.4	21.9	7.7	27.2	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	12.6	16.7	22.6	8.6	29.1	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	11.2	13.8	17	7.1	21.7	
				2.5 V ± 0.2 V	5 V ± 0.5 V	11.4	13.7	16.3	7.3	21.5	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	10.7	12.9	15.6	6.7	19.5	
				3.3 V ± 0.3 V	5 V ± 0.5 V	10.8	12.8	14.8	6.5	19.6	
t _{dis}	$\overline{\text{BUF_EN}}$	CF output (A pins)	$\overline{\text{MASTER_EN}}$ = V _{IL}	1.8 V ± 0.15 V	3.3 V ± 0.3 V	8.4	13.9	21.2	7.2	23.2	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	7.6	12.3	18.5	6.6	23.7	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	7.7	12.3	18.2	6.4	19.8	
				2.5 V ± 0.2 V	5 V ± 0.5 V	6.7	10.6	15.3	5	18.4	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	7.2	11.5	16.4	5.9	18	
				3.3 V ± 0.3 V	5 V ± 0.5 V	6.4	10	14.3	4.9	17	
t _{en}	$\overline{\text{BUF_EN}}$	CF output	$\overline{\text{MASTER_EN}}$ = V _{IL}	1.8 V ± 0.15 V	3.3 V ± 0.3 V	12.5	16.6	22.3	8.7	27.2	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	12.8	17	23.1	8.8	29.1	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	11.4	14.1	17.5	7.3	21.7	
				2.5 V ± 0.2 V	5 V ± 0.5 V	11.6	14	16.9	7.4	21.5	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	10.9	13.2	16	6.8	20	
				3.3 V ± 0.3 V	5 V ± 0.5 V	11	13.1	15.3	6.5	19.6	
t _{dis}	$\overline{\text{BUF_EN}}$	CF output	$\overline{\text{MASTER_EN}}$ = V _{IL}	1.8 V ± 0.15 V	3.3 V ± 0.3 V	8.6	13.9	21.5	7.4	23.2	ns
				1.8 V ± 0.15 V	5 V ± 0.5 V	7.7	12.1	19.8	6.6	23.7	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	7.9	12.3	18.5	6.5	19.8	
				2.5 V ± 0.2 V	5 V ± 0.5 V	6.6	10.4	17.1	5	18.4	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	7.4	11.7	17.5	6.1	18.9	
				3.3 V ± 0.3 V	5 V ± 0.5 V	6.1	9.7	16.2	4.9	17	
t _{en}	$\overline{\text{MASTER_EN}}$	DIR_OUT	$\overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	6.1	14.2	29.6	4.9	32.8	ns
					5 V ± 0.5 V	6	14.2	30	4.9	33.2	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	4.8	8.8	15.4	3.4	19.3	
					5 V ± 0.5 V	4.8	8.8	15.5	3.4	19.3	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	4.2	6.9	11.1	2.7	14.4	
					5 V ± 0.5 V	4.2	6.9	11.1	2.6	14.4	
t _{dis}	$\overline{\text{MASTER_EN}}$	DIR_OUT	$\overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	5.4	10	16.6	4.2	32.6	ns
					5 V ± 0.5 V	5.4	9.9	16.1	4.8	32.6	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	3.9	6.5	10.5	1.5	19.3	
					5 V ± 0.5 V	3.9	6.6	10.4	1.7	19.3	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	4.4	6.7	10.3	1.4	14.4	
					5 V ± 0.5 V	4.3	6.7	10.1	1.5	14.4	
t _{pd}	$\overline{\text{SIORD}}$ or $\overline{\text{SOE}}$	DIR_OUT	$\overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	5	9.3	15.7	4	17.9	ns
					5 V ± 0.5 V	5	9.3	15.7	4	17.9	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	3.9	6	8.5	2.8	11	
					5 V ± 0.5 V	3.9	6	8.5	2.8	11	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	3.3	4.7	6.2	2.2	8.2	
					5 V ± 0.5 V	3.3	4.7	6.2	2.2	8.2	



SN74LV4320A

LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES

SCES628A – APRIL 2005 – REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range (SA10–SA00, SCE1, SCE2, SIORD, SIOWR, SOE, SREG, SWE) (see Figure 1) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC_S}	V _{CC_CF}	T _A = 25°C			–40°C to 85°C		UNIT
						MIN	TYP	MAX	MIN	MAX	
t _{pd}	$\overline{\text{BUF_EN}}$	DIR_OUT	$\overline{\text{BUF_EN}} = V_{IL}$	1.8 V ± 0.15 V	3.3 V ± 0.3 V	8.9	19.5	35.9	7.1	39.2	ns
					5 V ± 0.5 V	8.9	19.5	35.8	7	39.3	
				2.5 V ± 0.2 V	3.3 V ± 0.3 V	6.8	11.9	19.1	5	22.8	
					5 V ± 0.5 V	6.8	11.9	19.2	4.9	22.8	
				3.3 V ± 0.3 V	3.3 V ± 0.3 V	5.8	9	13.3	4	15.8	
					5 V ± 0.5 V	5.8	9	13.3	3.9	15.9	

operating characteristics, V_{CCS} and V_{CC_CF} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pdS}	Power dissipation capacitance per transceiver, system-port input, CF-port output	Outputs enabled	1.93	pF
		Outputs disabled	0.04	
	Power dissipation capacitance per transceiver, CF-port input, system-port output	Outputs enabled	14.35	
		Outputs disabled	0.04	
C _{pdCF}	Power dissipation capacitance per transceiver, system-port input, CF-port output	Outputs enabled	22.85	pF
		Outputs disabled	0.04	
	Power dissipation capacitance per transceiver, CF-port input, system-port output	Outputs enabled	4.66	
		Outputs disabled	3.65	




SN74LV4320A

**LOW-POWER, DUAL-SUPPLY, LEVEL-TRANSLATING CompactFlash™ INTERFACE
WITH 16-BIT DATA, 11-BIT ADDRESS, AND 13-BIT CONTROL LINES**

SCES628A – APRIL 2005 – REVISED APRIL 2005


PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open V_{LOAD} GND

LOAD CIRCUIT

V_{CC}	INPUT		V_M	V_{LOAD}	C_L	R_L	V_{Δ}
	V_I	t_r/t_f					
$1.8\text{ V} \pm 0.15\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	2 k Ω	0.15 V
$2.5 \pm 0.2\text{ V}$	V_{CC}	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	2 k Ω	0.15 V
2.7 V	2.7 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	15 pF	2 k Ω	0.3 V
$3.3\text{ V} \pm 0.3\text{ V}$	2.7 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	15 pF	2 k Ω	0.3 V
$5.5\text{ V} \pm 0.5\text{ V}$	2.7 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	15 pF	2 k Ω	0.5 V



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
SN74LV4320AGKFR	NRND	BGA MICROSTAR	GKF	114	1000	TBD	SNPB	Level-2-235C-1 YEAR	-40 to 85	LW320A	
SN74LV4320AZKFR	ACTIVE	LFBGA	ZKF	114	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	LW320A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4320AGKFR	BGA MICROSTAR	GKF	114	1000	330.0	24.4	5.8	16.3	1.8	8.0	24.0	Q1
SN74LV4320AZKFR	LFBGA	ZKF	114	1000	330.0	24.4	5.8	16.3	1.8	8.0	24.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4320AGKFR	BGA MICROSTAR	GKF	114	1000	336.6	336.6	41.3
SN74LV4320AZKFR	LFBGA	ZKF	114	1000	336.6	336.6	41.3

ZKF (R-PBGA-N114)


PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-205 variation DC.
 - D. This package is lead-free. Refer to the 114 GKF package (drawing 4188954) for tin-lead (SnPb).

GKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-205 variation DC.
 - D. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.