











SN74LVC16T245

SCES636B - AUGUST 2005 - REVISED APRIL 2015

SN74LVC16T245 16-bit Dual-Supply Bus Transceiver With Configurable Level-Shifting / Voltage Translation and Tri-State Outputs

Features

- Control Inputs V_{IH}/V_{II} Levels are Referenced to V_{CCA} Voltage
- V_{CC} Isolation Feature If Either V_{CC} Input is at GND, Both Ports are in the High-Impedance State
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

3 Description

This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track $V_{\text{CCA}}.\ V_{\text{CCA}}$ accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.


The SN74LVC16T245 device is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	TSSOP (48)	12.50 mm × 6.10 mm			
	TVSOP (48)	9.70 mm × 4.40 mm			
SN74LVC16T245	SSOP (48)	15.88 mm × 7.49 mm			
	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)





To Seven Other Channels



Table of Contents

1	Features 1	9	Detailed Description	13
2	Applications 1		9.1 Overview	13
3	Description 1		9.2 Functional Block Diagram	13
4	Revision History2		9.3 Feature Description	13
5	Description (continued)3		9.4 Device Functional Modes	13
6	Pin Configuration and Functions4	10	Application and Implementation	
7	Specifications6		10.1 Application Information	15
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	16
	7.2 ESD Ratings	11	Power Supply Recommendations	18
	7.3 Recommended Operating Conditions	12	Layout	
	7.4 Thermal Information		12.1 Layout Guidelines	18
	7.5 Electrical Characteristics 8		12.2 Layout Example	
	7.6 Switching Characteristics: V _{CCA} = 1.8 V ±0.15 V 9	13	Device and Documentation Support	
	7.7 Switching Characteristics: V _{CCA} = 2.5 V ±0.2 V 9		13.1 Documentation Support	20
	7.8 Switching Characteristics: V _{CCA} = 3.3 V ±0.3 V 10		13.2 Trademarks	
	7.9 Switching Characteristics: $V_{CCA} = 5.0 \text{ V} \pm 0.5 \text{ V} \cdot \dots 10$		13.3 Electrostatic Discharge Caution	20
	7.10 Operating Characteristics		13.4 Glossary	
	7.11 Typical Characteristics	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 12		Information	20

4 Revision History

Changes from Revision A (October 2005) to Revision B

Page



5 Description (continued)

The SN74LVC16T245 control pins (1DIR, 2DIR, $1\overline{OE}$, and $2\overline{OE}$) are supplied by V_{CCA} .


This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Copyright © 2005–2015, Texas Instruments Incorporated



6 Pin Configuration and Functions





Pin Functions

	PIN		1/0	DECODIDATION				
NAME	DGG / DGV	GQL / ZQL	I/O	DESCRIPTION				
1A1	47	B5	I/O	Input/Output. Referenced to V _{CCA}				
1A2	46	B6	I/O	Input/Output. Referenced to V _{CCA}				
1A3	44	C5	I/O	Input/Output. Referenced to V _{CCA}				
1A4	43	C6	I/O	Input/Output. Referenced to V _{CCA}				
1A5	41	D5	I/O	Input/Output. Referenced to V _{CCA}				
1A6	40	D6	I/O	Input/Output. Referenced to V _{CCA}				
1A7	38	E5	I/O	Input/Output. Referenced to V _{CCA}				
1A8	37	E6	I/O	Input/Output. Referenced to V _{CCA}				
1B1	2	B2	I/O	Input/Output. Referenced to V _{CCB}				
1B2	3	B1	I/O	Input/Output. Referenced to V _{CCB}				
1B3	5	C2	I/O	Input/Output. Referenced to V _{CCB}				
1B4	6	C1	I/O	Input/Output. Referenced to V _{CCB}				
1B5	8	D2	I/O	Input/Output. Referenced to V _{CCB}				
1B6	9	D1	I/O	Input/Output. Referenced to V _{CCB}				
1B7	11	E2	I/O	Input/Output. Referenced to V _{CCB}				
1B8	12	E1	I/O	Input/Output. Referenced to V _{CCB}				
1DIR	1	A1	ļ	Direction-control signal				

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



Pin Functions (continued)

	PIN			,
NAME	DGG / DGV	GQL / ZQL	I/O	DESCRIPTION
1 OE	48	A6	I	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to V _{CCA}
2A1	36	F6	I/O	Input/Output. Referenced to V _{CCA}
2A2	35	F5	I/O	Input/Output. Referenced to V _{CCA}
2A3	33	G6	I/O	Input/Output. Referenced to V _{CCA}
2A4	32	G5	I/O	Input/Output. Referenced to V _{CCA}
2A5	30	H6	I/O	Input/Output. Referenced to V _{CCA}
2A6	29	H5	I/O	Input/Output. Referenced to V _{CCA}
2A7	27	J6	I/O	Input/Output. Referenced to V _{CCA}
2A8	26	J5	I/O	Input/Output. Referenced to V _{CCA}
2B1	13	F1	I/O	Input/Output. Referenced to V _{CCB}
2B2	14	F2	I/O	Input/Output. Referenced to V _{CCB}
2B3	16	G1	I/O	Input/Output. Referenced to V _{CCB}
2B4	17	G2	I/O	Input/Output. Referenced to V _{CCB}
2B5	19	H1	I/O	Input/Output. Referenced to V _{CCB}
2B6	20	H2	I/O	Input/Output. Referenced to V _{CCB}
2B7	22	J1	I/O	Input/Output. Referenced to V _{CCB}
2B8	23	J2	I/O	Input/Output. Referenced to V _{CCB}
2DIR	24	K1	I	Direction-control signal
2 OE	25	K6	I	Tri-State output-mode enables. Pull \overline{OE} high to place all outputs in Tri-State mode. Referenced to V_{CCA}
	4	В3		
	4	B4		
	10	D3		
GND	15	D4		Ground
GND	21	G3	_	Ground
	28	G4		
	34	J3		
	45	J4		
		A2		
		А3		
		A4		
NC ⁽¹⁾		A5		
INC ()	_	K2	_	
		K3		
		K4		
		K5		
V	31	C4		A port supply 1 65 V < V < 5 5 V
V _{CCA}	42	H4		A-port supply. 1.65 V ≤ V _{CCA} ≤ 5.5 V
V	7	C3		B-port supply. 1.65 V \leq V _{CCB} \leq 5.5 V
V _{CCB}	18	H3	_	D-port suppris. 1.00 v ≥ v _{CCB} ≥ 0.0 v

⁽¹⁾ NC - No internal connection



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V _{CCA} V _{CCB}	Supply voltage		-0.5	6.5	V	
		I/O ports (A port)	-0.5	6.5		
V_{I}	Input voltage (2)	I/O ports (B port)	-0.5	6.5	V	
		Control inputs	-0.5	6.5		
.,	Voltage applied to any output	A port	-0.5	6.5	V	
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V	
\/	Voltage applied to any output in the high or low state (2) (3)	A port	-0.5	$V_{CCA} + 0.5$	V	
Vo	voltage applied to any output in the high of low state	B port	-0.5	$V_{CCB} + 0.5$	V	
I _{IK}	Input clamp current	V _I < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current	·		±50	mA	
	Continuous current through each V _{CCA} , V _{CCB} , and GND		±100	mA		
TJ	Junction temperature	-40	150	°C		
T _{stg}	Storage temperature	-65	150	°C		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT		
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)				
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V		
		Machine model (A115-A)	±200			

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input (V₁) and output (V₀) negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

⁽²⁾ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

See (1)(2)(3)(4)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V _{CCA}	0				1.65	5.5	V
V _{CCB}	Supply voltage				1.65	5.5	V
	*		1.65 V to 1.95 V		V _{CCI} × 0.65		
	High-level	5 (5)	2.3 V to 2.7 V		1.7		.,
V_{IH}	input voltage	Data inputs ⁽⁵⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI} \times 0.7$		
			1.65 V to 1.95 V			V _{CCI} × 0.35	
	Low-level	(F)	2.3 V to 2.7 V			0.7	
V _{IL}	input voltage	Data inputs ⁽⁵⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			V _{CCI} × 0.3	
			1.65 V to 1.95 V		V _{CCA} × 0.65		
	High-level	Control inputs	2.3 V to 2.7 V		1.7		
V _{IH}	input voltage	(referenced to V _{CCA}) ⁽⁶⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		V _{CCA} × 0.7		
			1.65 V to 1.95 V		OUA	V _{CCA} × 0.35	
	Low-level	Control inputs	2.3 V to 2.7 V			0.7	
V_{IL}	input voltage	(referenced to V _{CCA}) ⁽⁶⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			V _{CCA} × 0.3	
V _I	Input voltage	Control inputs			0	5.5	V
	Input/output	Active state			0	V _{CCO}	
$V_{I/O}$	voltage	Tri-State			0	5.5	V
				1.65 V to 1.95 V		-4	
				2.3 V to 2.7 V		-8	
ОН	High-level output	current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
				2.3 V to 2.7 V		8	
OL	Low-level output of	current		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
	Input transition		2.3 V to 2.7 V			20	
Δt/Δv	rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
			4.5 V to 5.5 V			5	
T _A	Operating free-air temperature				-40	85	°C

 $[\]begin{array}{l} V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \end{array}$

All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure proper device operation and minimize power. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature

All unused data inputs of the device must be held at V_{CCA} or GND to ensure proper device operation. For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V. For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.



7.4 Thermal Information

			SN74LVC	16T245		
THERMAL METRIC ⁽¹⁾		DL (SSOP)	DGG (TSSOP)	DGV (TVSOP)	GQL / ZQL (BGA)	UNIT
		48 PINS	48 PINS	48 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.9	60	82.5	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.5	13.9	34.2	16.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	35.5	27.1	45.1	30.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	8.1	0.5	2.7	0.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	34.9	26.8	44.6	64.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)(1) (2)

DAD	AMETER	TEST CONI	DITIONS	V _{CCA}	V _{CCB}	Т	A = 25°	С	$T_A = -40^{\circ}C$ to	85°C	UNIT				
PARA	AIVIETER	TEST CONL	SHONS	V CCA	V CCB	MIN	TYP	MAX	MIN	MAX	UNIT				
		$I_{OH} = -100 \ \mu A$	$V_I = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V				V _{CCO} - 0.1						
		$I_{OH} = -4 \text{ mA},$	$V_{I} = V_{IH}$	1.65 V	1.65 V				1.2						
V_{OH}		$I_{OH} = -8 \text{ mA},$	$V_I = V_{IH}$	2.3 V	2.3 V				1.9		V				
		$I_{OH} = -24 \text{ mA},$	$V_I = V_{IH}$	3 V	3 V				2.4						
		$I_{OH} = -32 \text{ mA},$	$V_{I} = V_{IH}$	4.5 V	4.5 V				3.8						
		$I_{OL} = 100 \ \mu A$,	$V_{I} = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V					0.1					
		$I_{OL} = 4 \text{ mA},$	$V_{I} = V_{IL}$	1.65 V	1.65 V					0.45					
V_{OL}		$I_{OL} = 8 \text{ mA}, \qquad V_{I} = 0.00$		2.3 V	2.3 V					0.3	V				
		$I_{OL} = 24 \text{ mA},$	$V_I = V_{IL}$	3 V	3 V					0.55					
		$I_{OL} = 32 \text{ mA},$	$V_{I} = V_{IL}$	4.5 V	4.5 V					0.55					
I _I	Control inputs	V _I = V _{CCA} or GN	D	1.65 V to 5.5 V	1.65 V to 5.5 V	±1				±2	μΑ				
	A or B	V V - 0.1- 5	- F \ /	0 V	0 to 5.5 V			±1		±2					
l _{off}	port	V_I or $V_O = 0$ to 5.5 V		0 to 5.5 V	0 V			±1		±2	μΑ				
l _{OZ}	A or B port	$\frac{V_O}{OE} = V_{CCO} \text{ or GN}$	ND,	1.65 V to 5.5 V	1.65 V to 5.5 V	±1				±2	μΑ				
				1.65 V to 5.5 V	1.65 V to 5.5 V					20					
I_{CCA}		$V_I = V_{CCI}$ or GNI $I_{CI} = 0$	$V_I = V_{CCI}$ or GND,		0 V					20	μΑ				
		10 – 0		0 V	5 V					-2					
				1.65 V to 5.5 V	1.65 V to 5.5 V					20					
I_{CCB}		$V_I = V_{CCI}$ or GNI $I_O = 0$	Ο,	5 V	0 V					-2	μΑ				
		10 - 0		0 V	5 V					20					
I _{CCA} + I _C	ССВ	$V_I = V_{CCI}$ or GNE $I_O = 0$	О,	1.65 V to 5.5 V	1.65 V to 5.5 V					30	μΑ				
	A port	One A port at V _C	oort = open							50					
ΔI _{CCA}	DIR	DIR at V _{CCA} – 0.6 V, B port = open, A port at V _{CCA} or GND		3 V to 5.5 V	3 V to 5.5 V					50	μΑ				
ΔI _{CCB}	B port	One B port at V ₀ DIR at GND, A p	_{CCB} - 0.6 V,	3 V to 5.5 V	3 V to 5.5 V									50	μΑ
C _i	Control inputs	V _I = V _{CCA} or GN	D	3.3 V	3.3 V		4			5	pF				

 V_{CCO} is the V_{CC} associated with the output port. V_{CCI} is the V_{CC} associated with the input port.

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

DADA	METER	TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C	T _A = -40°C to 85°C	UNIT
PARA	AIVIETER				MIN TYP MA	X MIN MAX	UNII
C _{io}	A or B port	$V_O = V_{CCA/B}$ or GND	3.3 V	3.3 V	8.5	10	pF

7.6 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 1.8 V ±0.15 V		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT					
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX						
t _{PLH}	Α	В	1.7	21.9	1.3	9.2	1	7.4	0.8	7.1	ns					
t _{PHL}		В	1.7	21.9	1.3	9.2		7.4	0.6	7.1	115					
t _{PLH}	В	Α	0.9	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns					
t _{PHL}		A	0.9	23.0	0.6	23.0	0.7	23.4	0.7	23.4	115					
t _{PHZ}	ŌĒ	Α	1.6	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns					
t _{PLZ}	OL	^	^	A	^	^		1.0	29.0	1.5	29.4	1.5	29.3	1.4	29.2	115
t _{PHZ}	ŌĒ	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	ns					
t _{PLZ}	OL	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	115					
t _{PZH}	ŌĒ	А	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns					
t _{PZL}	OL	Α	0.4	24	0.4	23.0	0.4	23.1	0.4	23.1	115					
t _{PZH}	<u>OE</u>	В	1.8	32	1.6	16	1.2	12.6	0.9	10.8	ns					
t _{PZL}	OL .		1.0	32	1.0	10	1.2	12.0	0.9	10.0	115					

7.7 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V ±0.15 V		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V 0.5 V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.6	21.4	1.2	9	0.8	6.2	0.6	4.8	ns
t _{PHL}	A	В	1.0	21.4	1.2		0.0	0.2	0.0	4.0	113
t _{PLH}	В	А	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns
t _{PHL}		Α	1.2	5.5	•	3.1	•	0.5	0.0	0.0	113
t _{PHZ}	ŌĒ	Α	1.4	9	1.4	9	1.4	9	1.4	9	ns
t _{PLZ}	OL		17	3	1.7		1.7	3	17	3	113
t _{PHZ}	ŌĒ	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns
t_{PLZ}	OL	В	2.5	23.0	1.0		1.7	9.0	0.5	0.9	113
t _{PZH}	ŌĒ	А	1	10.9	1	10.9	1	10.9	1	10.9	ns
t _{PZL}	OL	Α	'	10.5	•	10.5	•	10.5	•	10.5	113
t _{PZH}	ŌĒ	В	1.7	28.2	1.6	12.9	1.2	9.4	1	6.9	ns
t _{PZL}	OL .	В	1.7	20.2	1.0	12.9	1.2	9.4		0.9	115

Product Folder Links: SN74LVC16T245



7.8 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 1.8 V ±0.15 V		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.5	21.2	1.1	8.8	0.8	6.1	0.5	4.4	ns
t _{PHL}	Α	В	1.5	21.2	1.1	0.0	0.6	0.1	0.5	4.4	115
t _{PLH}	В	А	0.9	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t _{PHL}	Б	Λ	0.3	1.2	0.0	0.2	0.7	0.1	0.0	U	113
t _{PHZ}	ŌĒ	А	1.6	8.2	1.6	8.2	1.6	6.2	1.6	8.2	ns
t _{PLZ}	OL.	А	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	113
t _{PHZ}	ŌĒ	В	2.1	29	1.7	10.3	1.5	8.6	0.8	6.3	ns
t _{PLZ}	OL.		2.1	25	1.7	10.0	1.0	0.0	0.0	0.5	113
t _{PZH}	ŌĒ	А	0.8	7.8	0.8	7.8	0.8	7.8	0.8	7.8	ns
t _{PZL}	OL.		0.0	7.0	0.0	7.0	0.0	7.0	0.0	7.0	113
t _{PZH}	ŌĒ	В	1.6	27.7	1.4	12.4	1.1	8.5	0.9	8.4	ns
t _{PZL}	OL .	ט	1.0	21.1	1.4	12.4	1.1	0.5	0.9	0.4	113

7.9 Switching Characteristics: $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = ±0.1		V _{CC} = 2.5 V ±0.2 V		V _{CC} = 3.3 V ±0.3 V		V _{CC} = 5 V ±0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.6	21.4	1	8.8	0.7	6	0.4	4.2	ns
t _{PHL}	A	Ь	1.0	21.4		0.0	0.7	O	0.4	4.2	115
t _{PLH}	- B	А	0.7	6.8	0.4	4.8	0.3	4.5	0.3	4.3	ns
t _{PHL}	Ь	^	0.7	0.0	0.4	4.0	0.5	4.5	0.5	4.5	115
t _{PHZ}	OE	А	0.3	5.4	0.3	5.4	0.3	5.4	0.3	6.4	ns
t_{PLZ}	OL	^	0.5	5.4	0.5	5.4	0.5	5.4	0.5	0.4	115
t_{PHZ}	<u>OE</u>	В	2	28.7	1.6	9.7	1.4	8	0.7	5.7	ns
t_{PLZ}	OL	Ь		20.1	1.0	3.1	1.4	O	0.7	5.7	115
t _{PZH}	- OE	А	0.7	5.5	0.7	5.5	0.7	5.5	0.7	5.5	ns
t _{PZL}	OL	^	0.7	5.5	0.7	5.5	0.7	5.5	0.7	5.5	115
t _{PZH}	<u>OE</u>	В	1.6	27.6	1.3	11.4	1	8.1	0.9	6	ns
t _{PZL}	OE .	В	1.6	21.0	1.3	11.4	'	0.1	0.9	0	115

7.10 Operating Characteristics

 $T_{\Delta} = 25^{\circ}C$


1A - 23	<u> </u>								
PARAMETER		PARAMETER TEST CONDITIONS		PARAMETER TEST VCCB = 1.8 V VCC		$V_{CCA} = V_{CCB} = 2.5 V$	$V_{CCA} = V_{CCB} = 3.3 \text{ V}$	$V_{CCA} = V_{CCB} = 5 V$	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP			
C _{pdA} (1)	A-port input, B-port output		2	2	2	3			
OpdA \	B-port input, A-port output	$C_L = 0$,	18	19	19	22	~F		
C (1)	A-port input, B-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	18	19	20	22	pF		
C _{pdB} (1)	B-port input, A-port output		2	2	2	2			

 Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035

Product Folder Links: SN74LVC16T245



7.11 Typical Characteristics



 $3.3~V\pm0.3~V$


5 V ± 0.5 V

V_{CCA}

V_{CCA}/2



8 Parameter Measurement Information



TEST	S 1
t _{pd}	Open
t _{PLZ} /t _{PZL}	2ψV _{CCO}
t _{PHZ} /t _{PZH}	GND

 $\begin{array}{c|cccc} V_{CCO} & C_L & R_L & V_{TP} \\ \hline 1.8 \ V \pm 0.15 \ V & 15 \ pF & 2 \ k\Omega & 0.15 \ V \\ 2.5 \ V \pm 0.2 \ V & 15 \ pF & 2 \ k\Omega & 0.15 \ V \\ \end{array}$

2 kΩ


2 kΩ

0.3 V


0.3 V

15 pF

15 pF



V_{CCA}/2



Output

Control

(low-level

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z_O = 50 W, dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. V_{CCI} is the V_{CC} associated with the input port.
- G. V_{CCO} is the V_{CC} associated with the output port.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description


9.1 Overview

The SN74LVC16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and \overline{OE}) are supported by V_{CCA} and pins B are supported by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.65 V to 5.5 V making the device suitable for translating between any of the low voltage nodes (1.8-V, 2.5-V, and 3.3-V).

9.3.2 Support High-Speed Translation

SN74LVC16T245 can support high data rate application. Data rates can be calculated form the maximum propagation delay. This is also dependant on the output load. For example, for a 3.3-V to 5-V conversion, the maximum frequency is 200 MHz.

9.3.3 Partial-Power-Down Mode Operation

This device is fully specified for partial-power-down applications using off output current (I_{off}). I_{off} will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

9.3.4 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ} shown in *Electrical Characteristics*). This prevents false logic levels from being presented to either bus.

9.4 Device Functional Modes

The functional modes for the SN74LVC16T245 device are shown in Table 1.

Copyright © 2005–2015, Texas Instruments Incorporated



Table 1. Function Table⁽¹⁾ (Each Transceiver)

CONTROL	INPUTS	OUTPUT C	IRCUITS	OPERATION
ŌĒ	DIR A PORT B PORT		OPERATION	
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	X	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74LVC16T245 device is ideal for data transmission where direction is different for each channel.

10.1.1 Enable Times

Calculate the enable times for the SN74LV16T245 using the following formulas:

$$t_{PZH}$$
 (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A) (1)

$$t_{PZL}$$
 (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A) (2)

$$t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)$$
(3)

$$t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)$$
(4)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVC16T245 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

Product Folder Links: SN74LVC16T245



10.2 Typical Application




Figure 4. Typical Application Schematic

10.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. It is important that unused data inputs not be floating, as this can cause excessive internal leakage on the input CMOS structure. Make sure to tie any unused input and output ports directly to ground. For this design example, use the parameters listed in Table 2.

Table 2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.65 V to 5.5 V
Output voltage	1.65 V to 5.5 V



10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74LVC16T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LVC16T245 device is driving to determine the output voltage range.

10.2.3 Application Curve




Figure 5. Translation Up (1.8 V to 5 V) at 2.5 MHz

Copyright © 2005–2015, Texas Instruments Incorporated



11 Power Supply Recommendations

The SN74LVC16T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V and V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable \overline{OE} input circuit is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the <u>high-impedance</u> state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

12 Layout

12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit-board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



12.2 Layout Example






Figure 6. SN74LVC16T245 Layout Example

Copyright © 2005–2015, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC16T245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16T245	Samples
74LVC16T245DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16T245	Samples
74LVC16T245DGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LDT245	Samples
SN74LVC16T245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16T245	Samples
SN74LVC16T245DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LDT245	Samples
SN74LVC16T245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16T245	Samples
SN74LVC16T245DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16T245	Samples
SN74LVC16T245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC16T245	Samples
SN74LVC16T245GQLR	ACTIVE	BGA MICROSTAR JUNIOR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM	-40 to 85	LDT245	Samples
SN74LVC16T245ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	NK245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

15-Apr-2017

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC16T245:

Enhanced Product: SN74LVC16T245-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC16T245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVC16T245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVC16T245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVC16T245GQLR	BGA MI CROSTA R JUNI OR	GQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74LVC16T245ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1


www.ti.com 11-Mar-2017



*All dimensions are nominal

All difficusions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC16T245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVC16T245DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVC16T245DLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVC16T245GQLR	BGA MICROSTAR JUNIOR	GQL	56	1000	336.6	336.6	28.6
SN74LVC16T245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.






NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).






NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. No metal in this area, indicates orientation.

- 4. This package is tin-lead (SnPb).






NOTES: (continued)

5. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.