











SN54LVC257A, SN74LVC257A

SCAS294O - JANUARY 1993-REVISED JUNE 2015

SNx4LVC257A Quadruple 2-Line to 1-Line Data Selectors and Multiplexers With 3-State Outputs

1 Features

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Maximum t_{pd} of 4.6 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Cable Modem Termination Systems
- Tests and Measurements
- I/O Expanders
- Motor Drivers
- Network Switches
- Servers
- Telecom Infrastructure

3 Description

These quadruple 2-line to 1-line data selectors and multiplexers are designed for 1.65-V to 3.6-V $\rm V_{\rm CC}$ operation.

The SNx4LVC257A devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (OE) input is at a high logic level.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V or 5-V system environment.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|------------|--------------------|
| | VQFN (16) | 3.50 mm × 4.00 mm |
| | SOIC (16) | 9.90 mm × 3.91 mm |
| SN74LVC257A | SO (16) | 10.30 mm × 5.30 mm |
| | SSOP (16) | 5.50 mm × 6.20 mm |
| | TSSOP (16) | 4.40 mm × 5.00 mm |
| | CDIP (16) | 6.92 mm × 21.34 mm |
| SN54LVC257A | CFP (16) | 10.30 mm × 6.73 mm |
| | LCCC (20) | 8.89 mm × 8.89 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Pin numbers shown are for the D, DB, J, NS, PW, RGY, and W packages.



Table of Contents

| 1 | Features 1 | | 9.1 Overview | 10 |
|---|---|----|--------------------------------------|------|
| 2 | Applications 1 | | 9.2 Functional Block Diagram | 10 |
| 3 | Description 1 | | 9.3 Feature Description | 10 |
| 4 | Revision History2 | | 9.4 Device Functional Modes | 10 |
| 5 | Device Options | 10 | Application and Implementation | . 11 |
| 6 | Pin Configuration and Functions 4 | | 10.1 Application Information | 1 |
| 7 | _ | | 10.2 Typical Application | 11 |
| ′ | Specifications 5 | 11 | Power Supply Recommendations | . 13 |
| | 7.1 Absolute Maximum Ratings 5 | 12 | Layout | . 13 |
| | 7.2 ESD Ratings | | 12.1 Layout Guidelines | |
| | 7.3 Recommended Operating Conditions | | 12.2 Layout Example | |
| | 7.4 Thermal Information: 16-Pin Packages | 13 | Device and Documentation Support | |
| | 7.5 Thermal Information: 20-Pin Package 6 | 13 | | |
| | 7.6 Electrical Characteristics | | 13.1 Documentation Support | |
| | 7.7 SN54LVC257A Switching Characteristics | | 13.2 Related Links | |
| | 7.8 SN74LVC257A Switching Characteristics | | 13.3 Community Resources | 14 |
| | 7.9 Operating Characteristics 8 | | 13.4 Trademarks | 14 |
| | 7.10 Typical Characteristics | | 13.5 Electrostatic Discharge Caution | 14 |
| 0 | Parameter Measurement Information9 | | 13.6 Glossary | |
| 8 | | 14 | • | |
| 9 | Detailed Description 10 | | Information | . 14 |
| | | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision N (June 2005) to Revision O

Page

Submit Documentation Feedback



5 Device Options


| PART NUMBER | PACKAGE | BODY SIZE |
|-----------------|---------|---------------------|
| SN74LVC257ARGYR | VQFN | 3.50 mm × 4.00 mm |
| SN74LVC257AD | 2010 | 2 00 0 00 |
| SN74LVC257ADT | SOIC | 3.90 mm × 9.90 mm |
| SN74LVC257ANSR | SO | 5.30 mm × 10.10 mm |
| SN74LVC257ADBR | SSOP | 5.50 mm × 6.20 mm |
| SN74LVC257APW | TSSOP | 4.40 mm × 5.00 mm |
| SN74LVC257APWT | 1550P | 4.40 mm x 5.00 mm |
| SNJ54LVC257AJ | CDIP | 6.92 mm × 21.34 mm |
| SNJ54LVC257AW | CFP | 13.70 mm × 10.10 mm |
| SNJ54LVC257AFK | LCCC | 8.89 mm × 8.89 mm |

Copyright © 1993–2015, Texas Instruments Incorporated




6 Pin Configuration and Functions


D, DB, NS, J, W, or PW Package 16-Pin SOIC, SSOP, SO, CDIP, CFP, or TSSOP Top View



RGY Package 16-Pin VQFN with Exposed Thermal Pad Top View







Pin Functions

| | PIN | | | | | | | |
|-------------------|---|--------------|-----|---|--|--|--|--|
| NAME | SOIC, SSOP, SO, CDIP, CFP, TSSOP, or VQFN | LCCC | I/O | DESCRIPTION | | | | |
| Ā/B | 1 | 2 | I | Select Pin, Low selects A, High selects B | | | | |
| 1A | 2 | 3 | I/O | Multiplexer Signal Input | | | | |
| 1B | 3 | 4 | I/O | Multiplexer Signal Input | | | | |
| 1Y | 4 | 5 | I/O | Multiplexer Output | | | | |
| 2A | 5 | 7 | I/O | Multiplexer Signal Input | | | | |
| 2B | 6 | 8 | I/O | Multiplexer Signal Input | | | | |
| 2Y | 7 | 9 | I/O | Multiplexer Output | | | | |
| 3A | 11 | 14 | I/O | Multiplexer Signal Input | | | | |
| 3B | 10 | 13 | I/O | Multiplexer Signal Input | | | | |
| 3Y | 9 | 12 | I/O | Multiplexer Output | | | | |
| 4A | 14 | 18 | I/O | Multiplexer Signal Input | | | | |
| 4B | 13 | 17 | I/O | Multiplexer Signal Input | | | | |
| 4Y | 12 | 15 | I/O | Multiplexer Output | | | | |
| GND | 8 | 10 | | Ground | | | | |
| NC ⁽¹⁾ | _ | 1, 6, 11, 16 | | No connect | | | | |
| ŌE | 15 | 19 | I/O | Active low Output enable | | | | |
| V _{CC} | 16 | 20 | _ | Power pin | | | | |

(1) NC - no internal connection



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|--------------------|------|-----------------------|------|
| V _{CC} | Supply voltage | | -0.5 | 6.5 | V |
| VI | Input voltage ⁽²⁾ | | -0.5 | 6.5 | V |
| Vo | Output voltage ^{(2) (3)} | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | - 50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±50 | mA |
| | Continuous current through V _{CC} or G | GND | | ±100 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | VALUE | UNIT |
|--|---|-------|------|
| Flootroototio | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | ±2000 | |
| V _(ESD) Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Product Folder Links: SN54LVC257A SN74LVC257A

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

See (1)

| | | | SN54LVC257A | | SN74LVC | 257A | |
|---------------------|------------------------------------|--|-------------|----------|------------------------|----------------------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| \/ | Cumply voltogo | Operating | 2 | 3.6 | 1.65 | 3.6 | V |
| V_{CC} | Supply voltage | Data retention only | 1.5 | | 1.5 | | V |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | | 0.65 × V _{CC} | | |
| V_{IH} | High-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | | 1.7 | | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | 2 | | |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | | 0. | 35 × V _{CC} | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | | | 0.7 | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | | 0.8 | |
| V_{I} | Input voltage | | 0 | 5.5 | 0 | 5.5 | V |
| Vo | Output voltage | · | 0 | V_{CC} | 0 | V_{CC} | V |
| | | V _{CC} = 1.65 V | | | | -4 | |
| 1 | High-level output current | $V_{CC} = 2.3 \text{ V}$ | | | | -8 | mA |
| I _{OH} | riigii-ievei output current | $V_{CC} = 2.7 V$ | | -12 | | -12 | ША |
| | | V _{CC} = 3 V | | -24 | | -24 | |
| | | V _{CC} = 1.65 V | | | | 4 | |
| | Low lovel output current | $V_{CC} = 2.3 \text{ V}$ | | | | 8 | mA |
| I _{OL} | DL Low-level output current | $V_{CC} = 2.7 V$ | | 12 | | 12 | ША |
| | | $V_{CC} = 3 V$ | | 24 | | 24 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | | 10 | | 10 | ns/V |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

7.4 Thermal Information: 16-Pin Packages

| | | SN54LVC257A, SN74LVC257A | | | | | | |
|-----------------|--|--------------------------|--------------|------------------------|---------------|------|--|--|
| | THERMAL METRIC ⁽¹⁾ | D (SOIC)(2) | DB (SSOP)(2) | NS (SO) ⁽²⁾ | PW (TSSOP)(2) | UNIT | | |
| | 16 PINS | | | | | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 73 | 82 | 64 | 108 | °C/W | | |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Thermal Information: 20-Pin Package

| | | SN54LVC257A | |
|------------------|--|---------------------------|------|
| | THERMAL METRIC ⁽¹⁾ | RGY (LCCC) ⁽²⁾ | UNIT |
| | | 20 PINS | |
| R _{0JA} | Junction-to-ambient thermal resistance | 39 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 1993–2015, Texas Instruments Incorporated

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-5.



7.6 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED | TEST SOURITIONS | ., | SN54 | LVC257 | 4 | SN74 | 1LVC257 | 4 | | |
|------------------|---|-----------------|-----------------------|--------------------|------|-----------------------|--------------------|------|--------|--|
| PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP ⁽¹⁾ | MAX | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
| | I _{OH} = -100 μA | 1.65 V to 3.6 V | | | | V _{CC} - 0.2 | | | | |
| | I _{OH} = -100 μA | 2.7 V to 3.6 V | V _{CC} - 0.2 | | | | | | | |
| V _{OH} | $I_{OH} = -4 \text{ mA}$ | 1.65 V | | | | 1.2 | | | | |
| | $I_{OH} = -8 \text{ mA}$ | 2.3 V | | | | 1.7 | | | V | |
| | 12 m | 2.7 V | 2.2 | | | 2.2 | | | | |
| | $I_{OH} = -12 \text{ mA}$ | 3 V | 2.4 | | | 2.4 | | | | |
| | $I_{OH} = -24 \text{ mA}$ | 3 V | 2.2 | | | 2.2 | | | | |
| | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | | | | 0.2 | | |
| | | 2.7 V to 3.6 V | | | 0.2 | | | | | |
| N/ | I _{OL} = 4 mA | 1.65 V | | | | | | 0.45 | 0.45 V | |
| V _{OL} | I _{OL} = 8 mA | 2.3 V | | | | | | 0.7 | V | |
| | I _{OL} = 12 mA | 2.7 V | | | 0.4 | | | 0.4 | | |
| | I _{OL} = 24 mA | 3 V | | | 0.55 | | | 0.55 | | |
| I _I | V _I = 5.5 V or GND | 3.6 V | | | ±5 | | | ±5 | μΑ | |
| I _{OZ} | V _O = V _{CC} or GND | 3.6 V | | | ±15 | | | ±10 | μΑ | |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6 V | | | 10 | | | 10 | μΑ | |
| ΔI _{CC} | One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND | 2.7 V to 3.6 V | | | 500 | | | 500 | μΑ | |
| Ci | $V_I = V_{CC}$ or GND | 3.3 V | | 5 | | | 5 | | pF | |
| C _o | V _O = V _{CC} or GND | 3.3 V | | 5 | | | 5 | | pF | |

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

7.7 SN54LVC257A Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | METER FROM TO (OUTPUT) | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|--------------------|------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | , , | MIN | MAX | MIN | MAX | |
| | A or B | V | | 5.4 | 1 | 4.6 | |
| t _{pd} | Ā/B | T T | | 7.5 | 1 | 6.4 | ns |
| t _{en} | ŌĒ | Y | | 6.7 | 1 | 5.6 | ns |
| t _{dis} | ŌĒ | Y | | 4.7 | 0.5 | 4.3 | ns |
| t _{sk(o)} | | | | | | 1 | ns |

7.8 SN74LVC257A Switching Characteristics

Copyright © 1993-2015, Texas Instruments Incorporated

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| | | | | | | SN74LV | /C257A | | | | |
|--------------------|-----------------|----------------|-------------------------|------|-------------------------|--------|-------------------|-------|------------------------------|--------------|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = ± 0.1 | | V _{CC} = ± 0.2 | | V _{CC} = | 2.7 V | V _{CC} = 3 ± 0.3 | 3.3 V 3 V | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| | A or B | 1 | 13.5 | 1 | 7.4 | 1 | 5.4 | 1 | 4.6 | | |
| t _{pd} | Ā/B | ť | 1 | 15.6 | 1 | 9.5 | 1 | 7.5 | 1 | 6.4 | ns |
| t _{en} | ŌĒ | Υ | 1 | 14.6 | 1 | 8.7 | 1 | 6.7 | 1 | 5.6 | ns |
| t _{dis} | ŌĒ | Υ | 1 | 15.4 | 1 | 6.7 | 1 | 4.7 | 1 | 4.3 | ns |
| t _{sk(o)} | | | | | | | | | | 1 | ns |

Product Folder Links: SN54LVC257A SN74LVC257A





7.9 Operating Characteristics

 $T_A = 25^{\circ}C$

| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V | $V_{CC} = 2.5 V$ | $V_{CC} = 3.3 \text{ V}$ | UNIT | |
|-----------|-------------------------------|-----------------|-------------------------|------------------|--------------------------|------|--|
| | FARAMETER | TEST CONDITIONS | TYP | TYP | TYP | UNII | |
| C_{pd} | Power dissipation capacitance | f = 10 MHz | 13.5 | 14.5 | 15.5 | pF | |


7.10 Typical Characteristics








8 Parameter Measurement Information



| TEST | S1 |
|------------------------------------|------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V_{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| ., | INF | PUTS | ., | ., | | | V. | |
|-----------------|-----------------|--------------------------------|--------------------|---------------------|-------|----------------|--------|--|
| V _{CC} | VI | t _r /t _f | V _M | V _{LOAD} | CL | R _L | VΔ | |
| 1.8 V±0.15 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2 × V _{CC} | 30 pF | 1 k Ω | 0.15 V | |
| 2.5 V±0.2 V | V _{CC} | ≤2 ns | V _{CC} /2 | 2 × V _{CC} | 30 pF | 500 Ω | 0.15 V | |
| 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V | |
| 3.3 V±0.3 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V | |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤10 MHz, Z Ω = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measuremert.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




9 Detailed Description

9.1 Overview

These quadruple 2-line to 1-line data selectors and multiplexers are designed for 1.65-V to 3.6-V V_{CC} operation.

The SNx4LVC257A devices are designed to multiplex signals from 4-bit data sources to 4-out<u>put</u> data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (OE) input is at a high logic level.

9.2 Functional Block Diagram



9.3 Feature Description

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V and 5-V system environment. Device features a maximum t_{pd} of 4.6 ns allowing the device to be used in high-speed applications as well.

To ensure the high-impedance state during power up or power down, \overline{OE} must be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.4 Device Functional Modes

Table 1 lists the functional modes for the SN54LVC257A and SN74LVC257A devices.

Table 1. Function Table

| | INP | OUTPUT | | |
|----|-----|--------|---|---|
| ŌĒ | Ā/B | Α | В | Y |
| Н | X | X | X | Z |
| L | L | L | X | L |
| L | L | Н | X | Н |
| L | Н | X | L | L |
| L | Н | X | Н | Н |

Submit Documentation Feedback

Copyright © 1993–2015, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SNx4LVC257A devices are useful for digital signal data selector or multiplexer applications.

10.2 Typical Application

The SNx4LVC257A devices use CMOS technology and have balanced output drive. These devices can be used for down level translation and multiplexer function as shown in Figure 4.




Figure 4. SNx4LVC257A Used as Level Translation and as a Multiplexer

10.2.1 Design Requirements

Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions must be considered to prevent ringing.

Product Folder Links: SN54LVC257A SN74LVC257A



Typical Application (continued)


10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
 - For rise time and fall time specification, see (Δt/ΔV) in the Recommended Operating Conditions table.
 - For specified high and low levels, see (V_{IH} and V_{IL}) in the *Recommended Operating Conditions* table.
 - Inputs are over voltage tolerant allowing them to go as high as (V_I max) in the Recommended Operating
 Conditions table at any valid V_{CC}.

2. Recommend Output Conditions

- Load currents must not exceed (I_O max) per output and must not exceed (continuous current through V_{CC} or GND) total current for the part. These limits are in the *Recommended Operating Conditions* table.
- Outputs must not be pulled above V_{CC}.

10.2.3 Application Curves





Submit Documentation Feedback

Copyright © 1993–2015, Texas Instruments Incorporated



11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01- μ F or 0.022- μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient.

12.2 Layout Example



Figure 7. Layout Diagrams

Copyright © 1993–2015, Texas Instruments Incorporated

Submit Documentation Feedback



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-------------|----------------|--------------|---------------------|---------------------|---------------------|
| SN54LVC257A | Click here | Click here | Click here | Click here | Click here |
| SN74LVC257A | Click here | Click here | Click here | Click here | Click here |

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Submit Documentation Feedback

www.ti.com

19-Apr-2023

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|---------------------|--------------|--------------------------------------|---------|
| 5962-0050901QFA | ACTIVE | CFP | W | 16 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-0050901QF A SNJ54LVC257AW | Samples |
| SN74LVC257AD | ACTIVE | SOIC | D | 16 | 40 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC257A | Samples |
| SN74LVC257ADBR | ACTIVE | SSOP | DB | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC257A | Samples |
| SN74LVC257ADR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC257A | Samples |
| SN74LVC257ADRG4 | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC257A | Samples |
| SN74LVC257ANSR | ACTIVE | SO | NS | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVC257A | Samples |
| SN74LVC257APW | ACTIVE | TSSOP | PW | 16 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC257A | Samples |
| SN74LVC257APWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | LC257A | Samples |
| SN74LVC257APWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC257A | Samples |
| SN74LVC257APWT | ACTIVE | TSSOP | PW | 16 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LC257A | Samples |
| SN74LVC257ARGYR | ACTIVE | VQFN | RGY | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LC257A | Samples |
| SNJ54LVC257AW | ACTIVE | CFP | W | 16 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-0050901QF A SNJ54LVC257AW | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



www.ti.com 19-Apr-2023

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC257A, SN74LVC257A:

Catalog: SN74LVC257A

Automotive: SN74LVC257A-Q1, SN74LVC257A-Q1

Enhanced Product: SN74LVC257A-EP, SN74LVC257A-EP

Military: SN54LVC257A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE OPTION ADDENDUM

www.ti.com 19-Apr-2023

• Military - QML certified for Military and Defense Applications



www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC257ADBR | SSOP | DB | 16 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74LVC257ADR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC257ANSR | so | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC257APWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC257APWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC257APWRG4 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC257APWT | TSSOP | PW | 16 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC257ARGYR | VQFN | RGY | 16 | 3000 | 330.0 | 12.4 | 3.8 | 4.3 | 1.5 | 8.0 | 12.0 | Q1 |



www.ti.com 9-Aug-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC257ADBR | SSOP | DB | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC257ADR | SOIC | D | 16 | 2500 | 340.5 | 336.1 | 32.0 |
| SN74LVC257ANSR | SO | NS | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC257APWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC257APWR | TSSOP | PW | 16 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74LVC257APWRG4 | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVC257APWT | TSSOP | PW | 16 | 250 | 356.0 | 356.0 | 35.0 |
| SN74LVC257ARGYR | VQFN | RGY | 16 | 3000 | 356.0 | 356.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 5962-0050901QFA | W | CFP | 16 | 1 | 506.98 | 26.16 | 6220 | NA |
| SN74LVC257AD | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| SN74LVC257APW | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |
| SNJ54LVC257AW | W | CFP | 16 | 1 | 506.98 | 26.16 | 6220 | NA |



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated