
SCAS301R - JANUARY 1993 - REVISED MARCH 2005


- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Specified From -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C
- Max t_{pd} of 7 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C

- **Support Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


SN54LVC574A . . . J OR W PACKAGE SN74LVC574A . . . DB, DGV, DW, N, NS, **OR PW PACKAGE** (TOP VIEW)



SN74LVC574A . . . RGY PACKAGE (TOP VIEW)



SN54LVC574A . . . FK PACKAGE (TOP VIEW)



description/ordering information

The SN54LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC574A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS301R - JANUARY 1993 - REVISED MARCH 2005

description/ordering information (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LVC574ARGYR	LC574A
-40°C to 85°C	VFBGA – GQN	D I . f 4000	SN74LVC574AGQNR	105744
	VFBGA – ZQN (Pb-free)	Reel of 1000	SN74LVC574AZQNR	LC574A
	PDIP – N	Tube of 20	SN74LVC574AN	SN74LVC574AN
	2010 1014	Tube of 25	SN74LVC574ADW	11/05744
	SOIC - DW	Reel of 2000	SN74LVC574ADWR	LVC574A
	SOP - NS	Reel of 2000	SN74LVC574ANSR	LVC574A
-40°C to 125°C	SSOP – DB	Reel of 2000	SN74LVC574ADBR	LC574A
		Tube of 70	SN74LVC574APW	
	TSSOP - PW	Reel of 2000	SN74LVC574APWR	LC574A
		Reel of 250	SN74LVC574APWT	
	TVSOP - DGV	Reel of 2000	SN74LVC574ADGVR	LC574A
	CDIP – J	Tube of 20	SNJ54LVC574AJ	SNJ54LVC574AJ
–55°C to 125°C	CFP – W	Tube of 85	SNJ54LVC574AW	SNJ54LVC574AW
	LCCC - FK	Tube of 55	SNJ54LVC574AFK	SNJ54LVC574AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

GQN OR ZQN PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4
Α	1D	ŌĒ	V _{CC}	1Q
В	3D	3Q	2D	2Q
С	5D	4D	5Q	4Q
D	7D	7Q	6D	6Q
Ε	GND	8D	CLK	8Q


FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	↑	Н	Н
L	\uparrow	L	L
L	L	Χ	Q_0
Н	Х	Χ	Z



SCAS301R - JANUARY 1993 - REVISED MARCH 2005

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, FK, J, N, NS, PW, RGY, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2)	-0.5 V to V_{CC} + 0.5 V
Input clamp current, $I_{ K }(V_{ I } < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	70°C/W
(see Note 3): DGV package	
(see Note 3): DW package	
(see Note 3): GQN/ZQN package	
(see Note 3): N package	
(see Note 3): NS package	
(see Note 3): PW package	
(see Note 4): RGY package	
Storage temperature range, T _{stq}	
Power dissipation. P_{tot} (T _A = -40°C to 125°C) (see Notes 5 and 6)	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.
- 5. For the DW package: above 70°C the value of P_{tot} derates linearly with 8 mW/K.
- 6. For the DB, DGV, N, NS, and PW packages: above 60°C the value of Ptot derates linearly with 5.5 mW/K.



SCAS301R - JANUARY 1993 - REVISED MARCH 2005

recommended operating conditions (see Note 7)

			SN54LV	C574A	
			-55 TO	125°C	UNIT
			MIN	MAX	
.,	0 1 "	Operating	2	3.6	.,
V_{CC}	Supply voltage	Data retention only	1.5		V
V_{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V_{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
VI	Input voltage	·	0	5.5	V
.,		High or low state	0	V _{CC}	.,
V_{O}	Output voltage	3-state	0	5.5	V
		V _{CC} = 2.7 V		-12	
I _{OH}	High-level output current	V _{CC} = 3 V		-24	mA
	Laure	V _{CC} = 2.7 V		12	
l _{OL}	Low-level output current	V _{CC} = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate	·		6	ns/V

NOTE 7: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions (see Note 7)

					SN74L	VC574A			
			T _A =	25°C	-40 T	O 85°C	-40 TC) 125°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
.,	Cumply valtage	Operating	1.65	3.6	1.65	3.6	1.65	3.6	٧
V _{CC}	Supply voltage	Data retention only	1.5		1.5		1.5		V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		1.7		1.7		V
	vollago	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		0.7		0.7	V
	voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		0.8	
VI	Input voltage		0	5.5	0	5.5	0	5.5	V
V	Outrout valtage	High or low state	0	V _{CC}	0	V _{CC}	0	V_{CC}	V
Vo	Output voltage	3-state	0	5.5	0	5.5	0	5.5	V
		V _{CC} = 1.65 V		-4		-4		-4	
١.	High-level	V _{CC} = 2.3 V		-8		-8		-8	4
I _{OH}	output current	V _{CC} = 2.7 V		-12		-12		-12	mA
		V _{CC} = 3 V		-24		-24		-24	
		V _{CC} = 1.65 V		4		4		4	
l ,	Low-level	V _{CC} = 2.3 V		8		8		8	mA
I _{OL}	output current	V _{CC} = 2.7 V		12		12		12	IIIA
	V	V _{CC} = 3 V		24		24		24	
Δt/Δν	Input transition ris	se or fall rate		6		6		6	ns/V

NOTE 7: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS301R - JANUARY 1993 - REVISED MARCH 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54			
PARAMETER	TEST CONDITIONS		v _{cc}	-55 T	O 125°C	;	UNIT
				MIN	TYP [†]		
	$I_{OH} = -100 \mu\text{A}$		2.7 V to 3.6 V	V _{CC} - 0.2			
.,,	104		2.7 V	2.2			1
V_{OH}	I _{OH} = -12 mA		3 V	2.4			V
			3 V	2.2			
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
V_{OL}	I _{OL} = 12 mA			0.4			V
	I _{OL} = 24 mA	3 V	0.55				
l _l	V _I = 5.5 V or GND		3.6 V			±5	μА
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±15	μΑ
	V _I = V _{CC} or GND		0.01/			10	
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\ddagger}$	I _O = 0	3.6 V	10		10	μΑ
ΔI_{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GNE)	2.7 V to 3.6 V			500	μА
C _i	V _I = V _{CC} or GND		3.3 V		4		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		5.5		pF

 $^{^{\}dagger}$ T_A = 25°C

[‡] This applies in the disabled state only.

SCAS301R - JANUARY 1993 - REVISED MARCH 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	N74LVC574	A				
PARAMETER	TEST CONDITIONS	ν _{cc}	T _A =	= 25°C		-40 TO 8	35°C	-40 TO 1	25°C	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
	$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V _{CC} - 0.2			V _{CC} – 0.2		V _{CC} - 0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.29			1.2		1.2			
.,	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.7		1.7		.,	
V _{OH}	104	2.7 V	2.2			2.2		2.2		V	
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4		2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			2.2		2.2			
	$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V			0.1		0.2		0.2		
	I _{OL} = 4 mA	1.65 V			0.24		0.45		0.45		
V _{OL}	I _{OL} = 8 mA	2.3 V			0.3		0.7		0.7	V	
	I _{OL} = 12 mA	2.7 V			0.4		0.4		0.4		
	I _{OL} = 24 mA	3 V			0.55		0.55		0.55		
l _l	V _I = 5.5 V or GND	3.6 V			±1		±5		±5	μΑ	
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0			±4		±10		±10	μΑ	
I _{OZ}	V _I = 0 to 5.5 V	3.6 V			±1		±10		±10	μΑ	
	V _I = V _{CC} or GND	2.21/			1.5		10		10		
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\dagger}$ $I_{\text{O}} = 0$	3.6 V			1.5		10		10	μΑ	
Δl _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500		500		500	μΑ	
C _i	V _I = V _{CC} or GND	3.3 V		4						pF	
C _o	$V_O = V_{CC}$ or GND	3.3 V		5.5						pF	

 $^{^{\}dagger}$ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LV	C574A		
		V _{CC}	-55 TO	125°C	UNIT	
			MIN	MAX		
,	Olask formula	2.7 V		150	N 41 1-	
f _{clock}	Clock frequency	$3.3~V \pm 0.3~V$		150	MHz	
		2.7 V	3.3			
t _w	Pulse duration, CLK high or low	$3.3~V \pm 0.3~V$	3.3		ns	
	Outro time data before OLIVA	2.7 V	2		ns	
t _{su}	Setup time, data before CLK↑	$3.3~V \pm 0.3~V$	2			
		2.7 V	2			
t _h	Hold time, data after CLK↑	3.3 V ± 0.3 V	2		ns	

SCAS301R - JANUARY 1993 - REVISED MARCH 2005

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	-55 TO	125°C	UNIT	
	(iidi 31)	(6611-61)		MIN	MAX		
,			2.7 V	150			
f _{max}			$3.3~V\pm0.3~V$	150		MHz	
	CLK	•	2.7 V		8		
t _{pd}		Q	$3.3~V\pm0.3~V$	1	7	ns	
	o-	•	2.7 V		9		
t _{en}	ŌĒ	Q	$3.3~V\pm0.3~V$	1	7.5	ns	
	ŌĒ	0	2.7 V		7		
t _{dis}	OE .	Q	$3.3~V\pm0.3~V$	0.5	6.4	ns	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					SN	74LVC57	4 A					
		V _{CC}	T	_A = 25°C		-40 TC	85°C	-40 TO 125°C		UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
		1.8 V ± 0.15 V			55		55		40			
		2.5 V ± 0.2 V			95		95		80			
f _{clock}	Clock frequency	2.7 V			150		150		150	MHz		
		$3.3~V\pm0.3~V$			150		150		150			
	Pulse duration, CLK high or low	1.8 V ± 0.15 V	9			9		9				
		$2.5~\textrm{V}\pm0.2~\textrm{V}$	4			4		4		ns		
t _w		2.7 V	3.3			3.3		3.3				
		$3.3~V\pm0.3~V$	3.3			3.3		3.3				
		1.8 V ± 0.15 V	6			6		6				
	Catum time data hafara CLIVA	$2.5~\textrm{V}\pm0.2~\textrm{V}$	4			4		4				
t _{su}	Setup time, data before CLK↑	2.7 V	2			2		2		ns		
		$3.3~V\pm0.3~V$	2			2		2				
		1.8 V ± 0.15 V	4			4		4				
	Hald the and also affice OLIC	2.5 V ± 0.2 V	2			2		2		ns		
t _h	Hold time, data after CLK↑	2.7 V	1.5			1.5		1.5				
Ì		3.3 V ± 0.3 V	1.5			1.5		1.5				

SCAS301R - JANUARY 1993 - REVISED MARCH 2005


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

						SN	74LVC57	4A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	v _{cc}	T,	գ = 25°C	,	-40 TO 85°C		-40 TO 125°C		UNIT
	(1111 01)	(0011-01)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			1.8 V ± 0.15 V	55			55		40		
			2.5 V ± 02 V	95			95		80		NAL 1-
f _{max}			2.7 V	150			150		150		MHz
			$3.3~\text{V}\pm0.3~\text{V}$	150			150		150		
			1.8 V ± 0.15 V	1.0	7.1	21.5	1	21.6	1.0	21.6	
	CLK	Q	2.5 V ± 0.2 V	1.0	4.9	10.0	1	10.5	1.0	10.5	ns
t _{pd}			2.7 V	1.0	5.0	7.8	1	8	1.0	8.0	
			$3.3~V \pm 0.3~V$	2.2	4.6	6.8	2.2	7	2.2	7.0	
			1.8 V ± 0.15 V	1.0	6.6	19.0	1	19.5	1.0	19.5	
		0	2.5 V ± 0.2 V	1.0	4.8	10.0	1	10.5	1.0	10.5	
t _{en}	ŌĒ	Q	2.7 V	1.0	5.5	8.3	1	8.5	1.0	8.5	ns
			$3.3~V \pm 0.3~V$	1.5	4.4	7.3	1.5	7.5	1.5	7.5	
			1.8 V ± 0.15 V	1.0	5.4	18.3	1	18.8	1.0	18.8	
	0-	0	2.5 V ± 0.2 V	1.0	3.0	7.3	1	7.8	1.0	7.8	
t _{dis}	ŌĒ	Q -	2.7 V	1.0	4.0	6.8	1	7	1.0	7.3	4
			3.3 V ± 0.3 V	1.7	3.9	6.2	1.7	6.4	1.7	6.6	
t _{sk(o)}			$3.3~\text{V}\pm0.3~\text{V}$					1		1	ns

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	v _{cc}	TYP	UNIT	
				1.8 V	25	pF
		Outputs enabled	f = 10 MHz	2.5 V	29	
C _{pd}	Down dissination conseitance per flip flor			3.3 V	30	
Ора	Power dissipation capacitance per flip-flop			1.8 V	9	
		Outputs disabled		2.5 V	9	
				3.3 V	11	

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL} t _{PLZ} /t _{PZL} t _{PHZ} /t _{PZH}	Open V _{LOAD} GND

.,	INI	PUTS	.,	.,		_	.,	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	$oldsymbol{V}_\Delta$	
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9757601QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9757601QR A SNJ54LVC574AJ	Samples
5962-9757601QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9757601QS A SNJ54LVC574AW	Samples
SN74LVC574ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574ADGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples
SN74LVC574ADWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples
SN74LVC574ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples
SN74LVC574ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples
SN74LVC574ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples
SN74LVC574AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74LVC574AN	Samples
SN74LVC574ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples
SN74LVC574ANSRE4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples
SN74LVC574ANSRG4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC574A	Samples





www.ti.com 17-Mar-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC574APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LC574A	Samples
SN74LVC574APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC574A	Samples
SN74LVC574ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC574A	Samples
SN74LVC574ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC574A	Samples
SN74LVC574AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LC574A	Samples
SNJ54LVC574AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9757601QR A SNJ54LVC574AJ	Samples
SNJ54LVC574AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9757601QS A SNJ54LVC574AW	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM



17-Mar-2017

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC574A, SN74LVC574A:

Catalog: SN74LVC574A

Automotive: SN74LVC574A-Q1, SN74LVC574A-Q1

Enhanced Product: SN74LVC574A-EP, SN74LVC574A-EP

Military: SN54LVC574A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



PACKAGE OPTION ADDENDUM

17-Mar-2017

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC574ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVC574ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC574ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVC574ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVC574APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC574APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC574APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC574APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC574ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LVC574AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC574ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVC574ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LVC574ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVC574ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVC574APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LVC574APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVC574APWRG4	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVC574APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LVC574ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LVC574AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	336.6	336.6	28.6

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.


 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.