











SN74LVCH16244A

SCES494B - OCTOBER 2003-REVISED JUNE 2014

SN74LVCH16244A 16-Bit Buffer/Driver With 3-State Outputs

Features

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.1 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input or Output Voltage With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup or Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wireless and Telecom Infrastructures
- TV Set-top Boxes
- Electronic Points of Sale

Description

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.


SN74LVCH16244A device specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (48)	12.50 mm × 6.10 mm
SN74LVCH16244A	TVSOP (48)	9.70 mm × 4.40 mm
	SSOP (48)	15.88 mm × 7.49 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Pin numbers shown are for the DGG, DGV, and DL packages.



Table of Contents

1	Features 1		9.1 Overview	11
2	Applications 1		9.2 Functional Block Diagram	
3	Description		9.3 Feature Description	
3 4	Simplified Schematic 1		9.4 Device Functional Modes	
- 5	Revision History	10	Application and Implementation	13
ა 6	Pin Configuration and Functions		10.1 Application Information	
7	_		10.2 Typical Application	
1	Specifications	11	Power Supply Recommendations	14
	7.1 Absolute Maximum Ratings	12	Layout	14
	7.2 Handling Ratings		12.1 Layout Guidelines	
	7.4 Thermal Information		12.2 Layout Example	
	7.5 Electrical Characteristics	13	Device and Documentation Support	
	7.6 Switching Characteristics		13.1 Trademarks	
	7.7 Operating Characteristics		13.2 Electrostatic Discharge Caution	15
	7.8 Typical Characteristics		13.3 Glossary	15
8	Parameter Measurement Information	14	Mechanical, Packaging, and Orderable	
9	Detailed Description		Information	15
_	- Canada - Cooripioni i i i i i i i i i i i i i i i i i i			

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (November 2005) to Revision B	Page
•	Updated document to new TI data sheet format	1
•	Removed Ordering Information table.	1
•	Updated I _{off} Feature bullet.	1
	Added Applications.	
•	Added Device Information table.	1
•	Added Handling Ratings table.	6
•	Changed MAX ambient temperature to 125°C.	7
•	Added Thermal Information table.	7
•	Updated t _{sk(o)} values in Switching Characteristics table.	8
	Added Typical Characteristics.	


Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated



6 Pin Configuration and Functions

DGG, DGV, OR DL PACKAGE (TOP VIEW)



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1 OE	I	Output enable 1
2	1Y1	0	1Y1 Output
3	1Y2	0	1Y2 Output
4	GND	_	Ground pin
5	1Y3	0	1Y3 Output
6	1Y4	0	1Y4 Output
7	VCC	_	Power pin
8	2Y1	0	2Y1 Output
9	2Y2	0	2Y2 Output
10	GND	_	Ground pin
11	2Y3	0	2Y3 Output
12	2Y4	0	2Y4 Output
13	3Y1	0	3Y1 Output
14	3Y2	0	3Y2 Output
15	GND	_	Ground pin
16	3Y3	0	3Y3 Output
17	3Y4	0	3Y4 Output
18	VCC		Power pin

Copyright © 2003–2014, Texas Instruments Incorporated

Submit Documentation Feedback




Pin Functions (continued)

PIN		1/0	PECCEIPTION
NO.	NAME	1/0	DESCRIPTION
19	4Y1	0	4Y1 Output
20	4Y2	0	4Y2 Output
21	GND	_	Ground pin
22	4Y3	0	4Y3 Output
23	4Y4	0	4Y4 Output
24	4 OE	I	Output enable 4
25	3 OE	I	Output enable 3
26	4A4	1	4A4 Input
27	4A3	1	4A3 Input
28	GND	_	Ground pin
29	4A2	I	4A2 Input
30	4A1	1	4A1 Input
31	VCC	_	Power pin
32	3A4	I	3A4 Input
33	3A3	I	3A3 Input
34	GND	_	Ground pin
35	3A2	I	3A2 Input
36	3A1	I	3A1 Input
37	2A4	I	2A4 Input
38	2A3	I	2A3 Input
39	GND	_	Ground pin
40	2A2	I	2A2 Input
41	2A1	I	2A1 Input
42	VCC	_	Power pin
43	1A4	I	1A4 Input
44	1A3	1	1A3 Input
45	GND	_	Ground pin
46	1A2	1	1A2 Input
47	1A1	1	1A1 Input
48	2 OE	1	Output enable 2

Submit Documentation Feedback




GQL OR ZQL PACKAGE (TOP VIEW)



Pin Assignments⁽¹⁾ (56-Ball GQL or ZQL Package)

	(00 241 0 42 0 241 1 4014 90)									
	1	2	3	4	5	6				
Α	1 OE	NC	NC	NC	NC	2 OE				
В	1Y2	1Y1	GND	GND	1A1	1A2				
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4				
D	2Y2	2Y1	GND	GND	2A1	2A2				
E	2Y4	2Y3			2A3	2A4				
F	3Y1	3Y2			3A2	3A1				
G	3Y3	3Y4	GND	GND	3A4	3A3				
Н	4Y1	4Y2	V _{CC}	V _{CC}	4A2	4A1				
J	4Y3	4Y4	GND	GND	4A4	4A3				
K	4 OE	NC	NC	NC	NC	3 OE				

(1) NC - No internal connection



Pin Assignments⁽¹⁾ (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1Y1	NC	1 OE	2 OE	NC	1A1
В	1Y3	1Y2	NC	NC	1A2	1A3
С	2Y1	1Y4	V_{CC}	V _{CC}	1A4	2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
E	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V_{CC}	V _{CC}	3A4	4A1
Н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y4	NC	4 OE	3 OE	NC	4A4

(1) NC - No internal connection



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)	Input voltage range (2)		6.5	V
Vo	Voltage range applied to any output in the high-imp	Voltage range applied to any output in the high-impedance or power-off state (2)		6.5	V
Vo	Voltage range applied to any output in the high or lo	ow state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GND			±100	mA

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	orage temperature range		150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0 20		.,,
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The value of V_{CC} is provided in the *Recommended Operating Conditions* table.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
17	Cumply voltage	Operating	1.65	3.6	V	
V_{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8	 -	
V _I	Input voltage		0	5.5	V	
.,	Output voltage	High or low state	0	V _{CC}	V	
Vo		3-state	0	5.5		
		V _{CC} = 1.65 V		-4		
	High level autout august	V _{CC} = 2.3 V		-8	A	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Lave lavel autout average	V _{CC} = 2.3 V		8	A	
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

7.4 Thermal Information

	TUEDMAL METRIC(1)	DGG	DGV	DL	111117
THERMAL METRIC ⁽¹⁾		48 PINS	48 PINS	48 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.3	78.4	68.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.6	30.7	34.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	41.8	41.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.1	3.8	12.3	- C/VV
ΨЈВ	Junction-to-board characterization parameter	31.2	41.3	40.4	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: SN74LVCH16244A



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} - 0.2		
	$I_{OH} = -4 \text{ mA}$	1.65 V to 3.6 V V _{CC} - 0.2 mA 1.65 V to 3.6 V V _{CC} - 0.2 mA 1.65 V to 3.6 V 1.2 mA 2.3 V 1.7 2.2 3V 2.4 3V 2.4 3V 2.2 3V 2.4 3V				
V	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		V
V_{OH}	I _{OH} = -12 mA		2.7 V	2.2		V
	10H = -12 IIIA	1.65 V to 3.6 V V _{CC} − 0.2 mA 1.65 V to 3.6 V V _{CC} − 0.2 mA 1.65 V to 3.6 V 1.2 mA 2.3 V 1.7 2.7 V 2.2 3 V 2.4 4 mA 3 V 2.2 1.65 V to 3.6 V 0.2 nA 1.65 V to 3.6 V 0.2 3 V 2.4 4 mA 0.4 mA 1.65 V to 3.6 V 0.2 nA 1.65 V to 3.6 V 0.45 nA 2.3 V 0.7 mA 3 V 0.55 3.6 V ±5 V 0 15 -15 V 0 45 V 0 2.3 V 45 V 0 45 V 0 45 V 0 75 3.6 V 0 45 V 0 75 3.6 V 0 45 -75 3.6 V 0 45 -75 3.6 V 0 45 0.5 S V 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				
	$I_{OH} = -24 \text{ mA}$		3 V	2.2		
V _{OL}	$I_{OL} = 100 \mu A$		1.65 V to 3.6 V		0.2	
	$I_{OL} = 4 \text{ mA}$	1.65 V to 3.6 V V _{CC} − 0.2 mA 1.65 V 1.2 mA 2.3 V 1.7 2.7 V 2.2 3 V 2.4 4 mA 3 V 2.2 0 μA 1.65 V to 3.6 V 0.2 nA 1.65 V 0.45 nA 2.3 V 0.7 mA 2.7 V 0.4 mA 3 V 0.55 nA 0.				
V_{OL}	$I_{OL} = 8 \text{ mA}$		2.3 V		0.7	V
	I_{OL} = 12 mA		2.7 V		0.4	
	$I_{OL} = 24 \text{ mA}$		3 V		0.55	
l ₁	$V_1 = 0 \text{ to } 5.5 \text{ V}$		3.6 V		±5	μΑ
	$V_1 = 0.58 V$		165 \/	15		
	$V_1 = 1.07 V$		1.65 V	-15		
	$V_1 = 0.7 \ V$	3 V 2.4 3 V 2.2 1.65 V to 3.6 V 0.2 1.65 V 0.45 2.3 V 0.7 2.7 V 0.4 3 V 0.55 3.6 V ±5 1.65 V 15 -15 -15 2.3 V 45 -45 -45 3 V 75 -75 -75 3.6 V ±500 0 ±10 3.6 V ±10 10 = 0 3.6 V				
$I_{I(hold)}$	$V_1 = 1.7 \ V$		2.3 V	– 45	±500 ±10 20 5.55	μΑ
	$V_1 = 0.8 \ V$		2.1/	75		
	$V_I = 2 V$		3 V	- 75		
	$V_1 = 0$ to 3.6 $V^{(2)}$		3.6 V		±500	
I _{off}	V_I or $V_O = 5.5 \text{ V}$		0		±10	μA
I_{OZ}	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V		±10	μΑ
	$V_I = V_{CC}$ or GND	1 - 0	261/		20	^
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(3)}$	I _O = 0	3.6 V		20	μΑ
ΔI_{CC}	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500	μA
C _i	$V_I = V_{CC}$ or GND		3.3 V		5.5	pF
Co	$V_O = V_{CC}$ or GND		3.3 V		6	pF

7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3 ± 0.3	UNIT	
	(INFOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	1.5	6.6	1	3.9	1	4.7	1.1	4.1	ns
t _{en}	ŌE	Υ	1.5	7.5	1	4.7	1	5.8	1	4.6	ns
t _{dis}	ŌE	Υ	1.5	10.3	1	5.3	1	6.2	1.8	5.8	ns
t _{sk(o)}				1		1		1		1	ns

7.7 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
Power dissipation capacitance		Outputs enabled	f 10 MHz	33	32	35	~F
Cpd	per buffer/driver	Outputs disabled	f = 10 MHz	2	2	3	pF

Submit Documentation Feedback


Copyright © 2003-2014, Texas Instruments Incorporated


 ⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 (2) This is the bus-hold maximum dynamic current required to switch the input from one state to another.

This applies in the disabled state only.




7.8 Typical Characteristics








8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V_{LOAD}
t _{PHZ} /t _{PZH}	GND

.,	INF	PUTS	.,	V		-	.,
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_{\Delta}$
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_0 = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated



9 Detailed Description

9.1 Overview

The SN74LVCH16244A device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.


To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

The SN74LVCH16244A device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

9.2 Functional Block Diagram



Pin numbers shown are for the DGG, DGV, and DL packages.



9.3 Feature Description

- · Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - $-\,\,$ Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table (Each 4-bit Buffer)

INPL	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated



10 Application and Implementation

10.1 Application Information

The SN74LVCH16244A device is a 16-bit buffer driver. This device can be used as four 4-bit, two 8-bit, or one 16-bit buffer. It allows data transmission from the A bus to the Y bus with 4 separate enable pins that control 4 bits each. The output-enable (\overline{OE}) input can be used to disable sections of the device so that the buses are effectively isolated. The device has 5.5 V tolerant inputs at any valid V_{CC} . This allows the device to be used in multi-power systems, and it can be used for down translation. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

10.2 Typical Application




Figure 4. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
 - Rise time and fall time specs: See $(\Delta t/\Delta V)$ in the *Recommended Operating Conditions* table.
 - Specified high and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

Copyright © 2003–2014, Texas Instruments Incorporated



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µf is recommended; if there are multiple V_{CC} pins, then 0.01 µf or 0.022 µf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µf and a 1 µf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

Product Folder Links: SN74LVCH16244A

Submit Documentation Feedback



13 Device and Documentation Support

13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVCH16244A





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCH16244ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16244A	Samples
SN74LVCH16244ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16244A	Samples
SN74LVCH16244ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDH244A	Samples
SN74LVCH16244ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16244A	Samples
SN74LVCH16244ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16244A	Samples
SN74LVCH16244ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16244A	Samples
SN74LVCH16244AZRDR	ACTIVE	BGA MICROSTAR JUNIOR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LDH244A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16244ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCH16244ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16244ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCH16244AZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1

www.ti.com 11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16244ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16244ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVCH16244ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVCH16244AZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	336.6	336.6	28.6

ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.