

FEATURES

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- **Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V_{cc})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB ٠ Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

DESCRIPTION/ORDERING INFORMATION

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SN54LVTH1 N74LVTH16541		G O	D PACKAGE PR DL PACKAGE
	Ū		
	1	48	10E2
1Y1 L	2	47	1A1
1Y2	3	46	1A2
GND [4	45	GND
1Y3 🛛	5	44	1A3
1Y4 🛛	6	43	1A4
v _{cc} [7	42]v _{cc}
1Y5 🛛	8	41	1A5
1Y6 🛛	9	40	1A6
GND 🛛	10	39	GND
1Y7 🛛	11	38	1A7
1Y8 🛛	12	37	1A8
2Y1 🛛	13	36	2A1
2Y2 🛛	14	35	2A2
GND 🛛	15	34	GND
2Y3 [16	33	2A3

32 2A4

31 VCC

30 2A5

29 2A6

28 GND

27 1 2A7

26 2A8

25 20E2

2Y4 117

V_{CC} [] 18

2Y5 19

2Y6 20

GND 21

2Y7 22

2Y8 23

24

20E1

SN

SN54LVTH16541, SN74LVTH16541 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS691E-MAY 1997-REVISED NOVEMBER 2006



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN54LVTH16541 is characterized for operation over the full military temperature range of -55°C to 125°C.

The SN74LVTH16541 is characterized for operation from -40°C to 85°C.

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
		Deal of 4000	74LVTH16541DLRG4		
		Reel of 1000	SN74LVTH16541DLR		
4000 40 0500	SSOP – DL	Tube of OF	SN74LVTH16541DL	– LVTH16541	
–40°C to 85°C		Tube of 25	SN74LVTH16541DLG4		
	TOCOD DOO	Deal of 2000	74LVTH16541DGGRE4		
	TSSOP – DGG	Reel of 2000	SN74LVTH16541DGGR	– LVTH16541	


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

INPUTS OUTPUT OE1 OE2 Υ Α L L L L L L Н Н Ζ Н Х Х Х н Х Ζ

FUNCTION TABLE (each 8-bit section)


SCBS691E-MAY 1997-REVISED NOVEMBER 2006


LOGIC SYMBOL⁽¹⁾



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)





To Seven Other Channels

To Seven Other Channels

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impeda	oltage range applied to any output in the high-impedance or power-off state ⁽²⁾			
Vo	Voltage range applied to any output in the high state ⁽²⁾		-0.5	V _{CC} + 0.5	V
		SN54LVTH16541		96	
1 ₀	Current into any output in the low state	SN74LVTH16541		128	mA
	Ourse of the former stand the third state (3)	SN54LVTH16541		48	
1 ₀	Current into any output in the high state ⁽³⁾	SN74LVTH16541		64	mA
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
_		DGG package		89	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		94	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (3) This current flows only when the output is in the high state and $V_0 > V_{CC}$. (4) The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

			SN54LVTH	16541	SN74LVTH	116541	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-24		-32	mA
I _{OL}	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	L	200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LVTH16541, SN74LVTH16541 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS691E-MAY 1997-REVISED NOVEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	METER	TEOT	CONDITIONS	SN54	LVTH16541		SN74LV	/TH1654	1B	UNI
PARA	AMETER	IESI	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNI
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$, I _{OH} = −100 μA	$V_{CC} - 0.2$			$V_{CC} - 0.2$			
		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			
V _{OH}		N 2.V	I _{OH} = -24 mA	2						V
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2			
		V 07V	I _{OL} = 100 μA			0.2			0.2	
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5	
			I _{OL} = 16 mA			0.4			0.4	v
V _{OL}		N 2.V	I _{OL} = 32 mA			0.5			0.5	V
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10	
I,	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1			±1	
	Data	$V_{I} = V_{CC}$			1			1	μA	
	inputs	V _{CC} = 3.6 V	V ₁ = 0			-5			-5	
I _{off}		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V						±100	μA
		N 2.V	V _I = 0.8 V	75			75			
I(hold)	Data	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA
'I(noia)	inputs	V _{CC} = 3.6 V, ⁽²⁾	$V_{I} = 0 \text{ to } 3.6 \text{ V}$				-		500 -750	μι
оzн		V _{CC} = 3.6 V,	$V_0 = 3 V$			5			5	μA
OZL		V _{CC} = 3.6 V,	$V_0 = 0.5 V$			-5			-5	μA
I _{OZPU}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _C $\overline{OE} = $ don't care	, = 0.5 V to 3 V,		=	±100 ⁽³⁾			±100	μA
I _{OZPD}		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _C OE = don't care	= 0.5 V to 3 V,		ŧ	±100 ⁽³⁾			±100	μA
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19	
сс		$I_{O} = 0,$	Outputs low			5			5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
۵I _{CC} ⁽⁴⁾		$V_{CC} = 3 V$ to 3.6 V, 0 Other inputs at V_{CC}	One input at V _{CC} – 0.6 V, or GND			0.2			0.2	mA
Cı		V _I = 3 V or 0			4			4		pF
Co		$V_0 = 3 V \text{ or } 0$			9			9		pF

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

On products compliant to MIL-PRF-38535, this parameter is not production tested. (3)

(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVTH16541, SN74LVTH16541 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS691E-MAY 1997-REVISED NOVEMBER 2006



Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


			S	N54LVT	H16541			SN74	VTH1	6541		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.3	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN N	AX	
t _{PLH}	А	Y	1	3.7		4	1	2.4	3.5		3.8	00
t _{PHL}	A	Ŷ	1	3.7		4	1	2	3.5		3.8	ns
t _{PZH}	OE	Y	1.1	4.8		5.7	1.2	2.7	4.6		5.5	ns
t _{PZL}	OL	Ť	1.1	4.8		5.4	1.2	2.8	4.6		5.2	115
t _{PHZ}	OE	Y	2.1	6.2		6.5	2.2	4.1	5.9		6.2	20
t _{PLZ}	UE	T	1.9	5.7		6	2.2	3.8	5.4		5.5	ns
t _{sk(LH)}									0.5		0.5	ns
t _{sk(HL)}									0.5		0.5	115

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SN54LVTH16541, SN74LVTH16541 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS691E-MAY 1997-REVISED NOVEMBER 2006





NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVTH16541DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16541	Samples
SN74LVTH16541DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16541	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH16541DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH16541DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVTH16541DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated