# SN54LVTH574, SN74LVTH574 <br> 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS 

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- $\mathrm{I}_{\text {off }}$ and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)

SN54LVTH574 . . . J OR W PACKAGE SN74LVTH574 . . . DB, DW, NS, OR PW PACKAGE
(TOP VIEW)

| OE 1 | $\cup_{20}$ | $\mathrm{V}_{C C}$ |
| :---: | :---: | :---: |
| 10 2 | 19 | 1Q |
| 2D[3 | 18 | [ 2Q |
| 3D 4 | 17 | (3Q |
| 4D 5 | 16 | - 4Q |
| 5D 6 | 15 | [ 5Q |
| 6 C 7 | 14 | [ 6 Q |
| 7D 8 | 13 | 7Q |
| 8 C 9 | 12 | 1] 8 Q |
| GND [10 |  | 11 CLK |

SN74LVTH574... RGY PACKAGE (TOP VIEW)


SN54LVTH574 . . . FK PACKAGE
(TOP VIEW)


## description/ordering information

These octal flip-flops are designed specifically for low-voltage (3.3-V) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment.

ORDERING INFORMATION

| $\mathrm{T}_{\mathrm{A}}$ | PACKAGE ${ }^{\dagger}$ |  | ORDERABLE <br> PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QFN - RGY | Tape and reel | SN74LVTH574RGYR | LXH574 |
|  | SOIC - DW | Tube | SN74LVTH574DW | LVTH574 |
|  |  | Tape and reel | SN74LVTH574DWR |  |
|  | SOP - NS | Tape and reel | SN74LVTH574NSR | LVTH574 |
|  | SSOP - DB | Tape and reel | SN74LVTH574DBR | LXH574 |
|  | TSSOP - PW | Tube | SN74LVTH574PW | LXH574 |
|  |  | Tape and reel | SN74LVTH574PWR |  |
|  | VFBGA - GQN | Tape and reel | SN74LVTH574GQNR | LXH574 |
|  | VFBGA - ZQN (Pb-free) |  | SN74LVTH574ZQNR |  |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP - J | Tube | SNJ54LVTH574J | SNJ54LVTH574J |
|  | CFP - W | Tube | SNJ54LVTH574W | SNJ54LVTH574W |
|  | LCCC - FK | Tube | SNJ54LVTH574FK | SNJ54LVTH574FK |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## description/ordering information (continued)

The eight flip-flops of the 'LVTH574 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $O E$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
These devices are fully specified for hot-insertion applications using $\mathrm{I}_{\text {off }}$ and power-up 3-state. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3 -state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

## SN74LVTH574 ... GQN OR ZQN PACKAGE

(TOP VIEW)


## terminal assignments

|  | 1 | 2 | 3 | 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | 1D | $\overline{\text { OE }}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1Q |
| B | 3D | 3Q | 2D | 2Q |
| C | 5D | 4D | 5Q | 4Q |
| D | 7D | 7Q | 6D | 6Q |
| E | GND | 8D | CLK | 8Q |


| $c$ | FUNCTION TABLE |
| :---: | :---: |
| (each flip-flop) |  |

## logic diagram (positive logic)



To Seven Other Channels
Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ..... -0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ..... -0.5 V to 7 V
Voltage range applied to any output in the high state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}:$ SN54LVTH574 ..... 96 mA
SN74LVTH574 ..... 128 mA
Current into any output in the high state, $\mathrm{I}_{\mathrm{O}}$ (see Note 2): SN54LVTH574 ..... 48 mA
SN74LVTH574 ..... 64 mA
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathbf{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DB package ..... $70^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 3): DW package ..... $58^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 3): GQN/ZQN package ..... $78^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 3): NS package ..... $60^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 3): PW package ..... $83^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 4): RGY package ..... $37^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, andfunctional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{cc}}$.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
4. The package thermal impedance is calculated in accordance with JESD 51-5.

## recommended operating conditions (see Note 5)

|  |  |  | SN54LV | H574 | SN74LV | H574 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 2.7 | 3.6 | 2.7 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  |  | 5.5 |  | 5.5 | V |
| IOH | High-level output current |  |  | -24 |  | -32 | mA |
| IOL | Low-level output current |  |  | 48 |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate | Outputs enabled |  | 10 |  | 10 | ns/V |
| $\Delta \mathrm{t} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Power-up ramp rate |  | 200 |  | 200 |  | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 5: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.
§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than $V_{C C}$ or GND.


## 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

switching characteristics over recommended free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVTH574 |  |  |  | SN74LVTH574 |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | TYP ${ }^{\text {t }}$ | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  |  | 150 |  | MHz |
| $\mathrm{t}_{\text {PLH }}$ | CLK | Q | 1.7 | 4.9 |  | 5.9 | 1.8 | 3 | 4.5 |  | 5.3 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 1.7 | 4.9 |  | 5.5 | 1.8 | 3 | 4.5 |  | 5.3 |  |
| $\mathrm{t}_{\text {PZH }}$ | OE | Q | 1.4 | 5.1 |  | 6.5 | 1.5 | 3.2 | 4.8 |  | 5.9 | ns |
| tpZL |  |  | 1.4 | 5.1 |  | 6.1 | 1.5 | 3.5 | 4.8 |  | 5.9 |  |
| $\mathrm{t}_{\text {PHZ }}$ | OE | Q | 1 | 5.9 |  | 6.4 | 2 | 3.5 | 4.8 |  | 5.1 | ns |
| $t_{\text {pLZ }}$ |  |  | 0.8 | 4.8 |  | 5.3 | 2 | 3.2 | 4.4 |  | 4.4 |  |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

Texas
PACKAGE OPTION ADDENDUM
INSTRUMENTS
www.ti.com
14-Jan-2023

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9583201Q2A | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962- } \\ & \text { 9583201Q2A } \\ & \text { SNJ54LVTH } \\ & \text { 574FK } \end{aligned}$ | Samples |
| 5962-9583201QSA | ACTIVE | CFP | W | 20 | 1 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9583201QS } \\ & \text { A } \\ & \text { SNJ54LVTH574W } \end{aligned}$ | Samples |
| 5962-9583201VSA | ACTIVE | CFP | W | 20 | 25 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9583201VS } \\ & \text { A } \\ & \text { SNV54LVTH574W } \end{aligned}$ | Samples |
| SN74LVTH574DB | ACTIVE | SSOP | DB | 20 | 70 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH574 | Samples |
| SN74LVTH574DBR | ACTIVE | SSOP | DB | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH574 | Samples |
| SN74LVTH574DW | ACTIVE | SOIC | DW | 20 | 25 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH574 | Samples |
| SN74LVTH574DWR | ACTIVE | SOIC | DW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH574 | Samples |
| SN74LVTH574NSR | ACTIVE | SO | NS | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH574 | Samples |
| SN74LVTH574PW | ACTIVE | TSSOP | PW | 20 | 70 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH574 | Samples |
| SN74LVTH574PWR | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LXH574 | Samples |
| SN74LVTH574RGYR | ACTIVE | VQFN | RGY | 20 | 3000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | LXH574 | Samples |
| SNJ54LVTH574FK | ACTIVE | LCCC | FK | 20 | 1 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962- } \\ & \text { 9583201Q2A } \\ & \text { SNJ54LVTH } \\ & \text { 574FK } \end{aligned}$ | Samples |
| SNJ54LVTH574W | ACTIVE | CFP | W | 20 | 1 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-9583201QS } \\ & \text { A } \\ & \text { SNJ54LVTH574W } \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.

INSTRUMENTS

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH574, SN54LVTH574-SP, SN74LVTH574 :

- Catalog : SN74LVTH574, SN54LVTH574
- Enhanced Product : SN74LVTH574-EP, SN74LVTH574-EP
- Military : SN54LVTH574
- Space : SN54LVTH574-SP

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74LVTH574DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVTH574DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74LVTH574NSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74LVTH574PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74LVTH574RGYR | VQFN | RGY | 20 | 3000 | 330.0 | 12.4 | 3.8 | 4.8 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74LVTH574DBR | SSOP | DB | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVTH574DWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LVTH574NSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LVTH574PWR | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74LVTH574RGYR | VQFN | RGY | 20 | 3000 | 356.0 | 356.0 | 35.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L(mm) | W (mm) | T $(\boldsymbol{\mu m})$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9583201Q2A | FK | LCCC | 20 | 1 | 506.98 | 12.06 | 2030 | NA |
| 5962-9583201VSA | W | CFP | 20 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74LVTH574DB | DB | SSOP | 20 | 70 | 530 | 10.5 | 4000 | 4.1 |
| SN74LVTH574DW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |
| SN74LVTH574PW | PW | TSSOP | 20 | 70 | 530 | 10.2 | 3600 | 3.5 |
| SNJ54LVTH574FK | FK | LCCC | 20 | 1 | 506.98 | 12.06 | 2030 | NA |

W (R-GDFP-F20)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within Mil-Std 1835 GDFP2-F20

PACKAGE OUTLINE
TSSOP - 1.2 mm max height


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

| $P W$ (R-PDSO-G20) | PLASTIC SMALL OUTLINE |
| :---: | :---: |
| Example Board Layout | Based on a stencil thickness of .127 mm (.005inch). |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. Falls within JEDEC MS-004


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

NS (R-PDSO-G**)
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4225320/A 09/2019
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side
5. Reference JEDEC registration MS-013.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE:6X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

