

Sample &

Buy



SN75468, SN75469

SLRS023E - DECEMBER 1976-REVISED JANUARY 2015

SN7546x Darlington Transistor Arrays

Technical

Documents

1 Features

- 500-mA Rated Collector Current (Single Output)
- High-Voltage Output 100 V
- **Output Clamp Diodes**
- Inputs Compatible With Various Types of Logic
- **Relay Driver Applications**
- Higher-Voltage Versions of ULN2003A and ULN2004A, for Commercial Temperature range

2 Applications

- **Relay Drivers** ٠
- Hammer Drivers
- Lamp Drivers
- Display Drivers (LED and Gas Discharge)
- Line Drivers
- Logic Buffers

3 Description

Tools &

Software

The SN75468 and SN75469 are high-voltage, highcurrent Darlington transistor arrays. Each consists of seven NPN Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 mA. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and gas discharge), line drivers, and logic buffers.

Support &

Community

20


The SN75468 has a 2700- Ω series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS. The SN75469 has a 10.5-kΩ series base resistor to allow its operation directly with CMOS or PMOS that use supply voltages of 6 to 15 V. The required input current is below that of the SN75468.

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)		
	D (16)	9.90 mm × 3.91 mm		
SN7546x	N (16)	19.30 mm × 6.35 mm		
	NS (16)	10.30 mm × 5.30 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Schematic





2

Table of Contents

1	Fea	tures 1
2	Арр	lications 1
3		cription 1
4		plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics5
	7.6	Switching Characteristics 5
	7.7	Typical Characteristics 6
8	Para	ameter Measurement Information7
9	Deta	ailed Description
	9.1	Overview

	9.2	Functional Block Diagram	9
	9.3	Feature Description	9
	9.4	Device Functional Modes	9
10	Арр	lication and Implementation	10
	10.1	Application Information	. 10
	10.2	Typical Application	. 10
	10.3	System Examples	. 12
11	Pow	ver Supply Recommendations	14
12	Laye	out	14
	12.1	Layout Guidelines	. 14
		Layout Example	
13	Dev	ice and Documentation Support	15
	13.1	Related Links	15
	13.2	Trademarks	15
	13.3	Electrostatic Discharge Caution	. 15
	13.4	Glossary	15
14	Mec	hanical, Packaging, and Orderable	
		mation	15

Copyright © 1976–2015, Texas Instruments Incorporated

5 Revision History

Cł	Changes from Revision D (November 2004) to Revision E P				
•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.				
•	Deleted Ordering Information table.	1			

EXAS ISTRUMENTS

www.ti.com

Pane



SN75468, SN75469 SLRS023E – DECEMBER 1976–REVISED JANUARY 2015

6 Pin Configuration and Functions

SN75468 SN75469 . (R N P	
1B [2B] 3B [4B] 5B [7B] E [1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	1C 2C 3C 4C 5C 6C 7C COM

Pin Functions

PIN NAME NO.		TYPE	DESCRIPTION	
		TIPE		
<1:7>B	1 - 7	Ι	Channel 1 through 7 darlington base input	
<1:7>C 16 - 10 O		0	Channel 1 through 7 darlington collector output	
E 7 —		_	Common Emmitter shared by all channels (typically tied to ground)	
СОМ	8	I/O Common cathode node for flyback diodes (required for inductive loads)		

SN75468, SN75469

SLRS023E - DECEMBER 1976-REVISED JANUARY 2015

TEXAS INSTRUMENTS

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CE}	Collector-emitter voltage		100	V
VI	Input voltage ⁽²⁾		30	V
	Peak collector current		500	mA
I _{OK}	Output clamp current		500	mA
	Total emitter-terminal current		-2.5	А
TJ	Operating virtual junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VI	0	5	V
V _{CC}	0	100	V
T _J Junction Temperature	-40	125	°C

7.4 Thermal Information

		SN7546x	
	THERMAL METRIC ⁽¹⁾	D	UNIT
		16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	73	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	40.3	
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	38.9	8C AA/
TιΨ	Junction-to-top characterization parameter	10.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	38.7	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST OF	TEST CONDITIONS ⁽¹⁾		N75468		S	N75469		UNIT
	PARAMETER	IESI CO	TEST CONDITIONS **		TYP	MAX	MIN	TYP	MAX	UNIT
			I _C = 125 mA							
			I _C = 200 mA			2.4				
		N 0.1	I _C = 250 mA			2.7				
V _{I(on)}	On-state input voltage	$V_{CE} = 2 V$	I _C = 275 mA							V
			I _C = 300 mA			3				
			I _C = 350 mA							
		I _I = 250 μA, IC = 1	00 mA		0.9	1.1		0.9	1.1	
V _{CE(sat)}	Collector-emitter saturation voltage	I _I = 350 μA, IC = 100 mA			1	1.3		1	1.3	V
		I _I = 500 μA, IC = 100 mA			1.2	1.6		1.2	1.6	
V _F	Clamp-diode forward voltage	I _F = 350 mA			1.7	2		1.7	2	V
		V _{CE} = 100 V, I _I = 0				50			50	
I _{CEX}	collector cutoff current	V _{CE} = 100 V,	$I_{I} = 0$			100			100	μA
		$TA = 70^{\circ}C$	V ₁ = 1 V						500	
I _{I(off)}	Off-state input current	$V_{CE} = 50 \text{ V}, I_{C} = 50 \text{ V}$	00 μA, T _A = 70°C	50	65		50	65		μA
		V _I = 3.85 V			0.93	1.35				
I _I	Input current	V _I = 5 V						0.35	0.5	mA
		V _I = 12 V	V ₁ = 12 V					1	1.45	
		V _R = 100 V				50			50	
I _R	Clamp-diode reverse current	V _R = 100 V, T _A = 7	V _R = 100 V, T _A = 70°C			100			10	μA
Ci	Input Capacitance	$V_{I} = 0, f = 1 MHz$			15	25		15	25	pF

(1) All electrical characteristics are measured with 0.1- μ F capacitors connected at REF, CT, and V_{CC} to GND.

7.6 Switching Characteristics

 $T_A = 25^{\circ}C$ free-air temperature


PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	V _S = 20 V, R _L = 163 Ω, C _L = 15 pF,		0.25	1	μs
t _{PHL}	Propagation delay time, high-to-low-level output	See Figure 14		0.25	1	μs
V _{OH}	High-level output voltage after switching	$V_{S} = 50 \text{ V}, I_{O} = 300 \text{ mA}, \text{ See}$ Figure 14	V _S - 20			mV

(1) All switching characteristics are measured with 0.1- μ F capacitors connected at REF and V_{CC} to GND.

TEXAS INSTRUMENTS

www.ti.com

7.7 Typical Characteristics




6

Copyright © 1976-2015, Texas Instruments Incorporated



8 Parameter Measurement Information







Figure 13. V_F

TEXAS INSTRUMENTS


www.ti.com



Parameter Measurement Information (continued)

- A. The pulse generator has the following characteristics: PRR = 12.5 kHz, Z_0 = 50 Ω .
- B. CL includes probe and jig capacitance.
- C. For testing the '468, V_{IH} = 3 V; for the '469, V_{IH} = 8 V.

Figure 14. Test Circuit and Voltage Waveforms



- B. CL includes probe and jig capacitance.
- C. For testing the '468, V_{IH} = 3 V; for the '469, V_{IH} = 8 V.

Figure 15. Latch-Up Test Circuit and Voltage Waveforms

Α.

8



9 Detailed Description


9.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its integration of 7 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The SN75468 comprises seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The SN75468 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V or 3.3 V. The SN75468 offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

This device can operate over a wide temperature range (-40°C to 105°C).

9.2 Functional Block Diagram



All resistor values shown are nominal.

9.3 Feature Description

Each channel of SN75468 consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high current gain (β 2). This can be as high as 10,000 A/A at certain currents. The very high β allows for high output current drive with a very low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current via the 2.7 k Ω resistor connected between the input and base of the pre-driver Darlington NPN. The 7.2 k Ω & 3.0 k Ω resistors connected between the base and emitter of each respective NPN act as pull-downs and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply via the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.

9.4 Device Functional Modes

9.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, SN75468 is able to drive inductive loads and supress the kick-back voltage via the internal free wheeling diodes.

9.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for SN75468 to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.

Copyright © 1976-2015, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN75468 will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of SN75468, driving inductive loads. This includes motors, solenoids & relays. Each load type can be modeled by what's seen in Figure 16.

10.2 Typical Application




Figure 16. SN75468 as Inductive Load Driver

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
GPIO Voltage	3.3 V or 5.0 V
Coil Supply Voltage	12 V to 100 V
Number of Channels	7
Output Current (R _{COIL})	20 mA to 300 mA per channel
Duty Cycle	100%



SN75468, SN75469 SLRS023E – DECEMBER 1976–REVISED JANUARY 2015

10.2.2 Detailed Design Procedure

When using SN75468 in a coil driving application, determine the following:

- Input voltage range
- Temperature range
- Output and drive current
- Power dissipation

10.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance & output low voltage (V_{OL} or $V_{CE(SAT)}$). $I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$ (1)

10.2.2.2 Output Low Voltage

The output low voltage (V_{OL}) is the same thing as $V_{CE(SAT)}$ and can be determined by the *Electrical Characteristics* table, Figure 1, or Figure 2.

10.2.2.3 Power Dissipation & Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by Figure 4 or Figure 5.

For a more accurate determination of number of coils possible, use the below equation to calculate SN75468 onchip power dissipation P_D :

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

 V_{OLi} is the OUT_i pin voltage for the load current I_{Li}. This is the same as $V_{CE(SAT)}$

(2)

In order to guarantee reliability of SN75468 and the system the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation ($PD_{(MAX)}$) dictated by below equation Equation 3.

$$\mathsf{PD}_{(\mathsf{MAX})} = \begin{pmatrix} \mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}} \end{pmatrix}_{\theta_{\mathsf{JA}}}$$

Where:

 $T_{J\left(\text{MAX}\right)}$ is the target maximum junction temperature.

 T_{A} is the operating ambient temperature.

 θ_{JA} is the package junction to ambient thermal resistance.

(3)

It is recommended to limit SN75468 IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.

SN75468, SN75469


SLRS023E - DECEMBER 1976-REVISED JANUARY 2015



www.ti.com

10.2.3 Application Curves

The following curves were generated with SN75468 driving an OMRON G5NB relay – V_{in} = 5.0V; V_{sup} = 12 V & R_{COIL} = 2.8 $k\Omega$



10.3 System Examples




Figure 19. TTL to Load Schematic



System Examples (continued)




Figure 20. Buffer to Higher Current Loads Schematic




Figure 21. Pull-up Resistor Schematic



11 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, it is very important to make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the fly-back diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or over-heating the part.

12 Layout

12.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive SN75468. Care must be taken to separate the input channels as much as possible, as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

12.2 Layout Example




Figure 22. Package Layout



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER SAMPLE & BUY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN75468	Click here	Click here	Click here	Click here	Click here
SN75469	Click here	Click here	Click here	Click here	Click here

Table 2. Related Links

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75468D	ACTIVE	SOIC	D	16	40	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75468N	Samples
SN75468NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75468N	Samples
SN75468NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468NSRG4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75469D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75469N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are n	ominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75468NSI	ર ડ૦	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75469DR	soic	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

1-Jul-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75468NSR	SO	NS	16	2000	356.0	356.0	35.0
SN75469DR	SOIC	D	16	2500	340.5	336.1	32.0

TEXAS INSTRUMENTS

www.ti.com

1-Jul-2023

TUBE



- B - Alignment groove width

*All dimensions	are nominal
-----------------	-------------

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75468D	D	SOIC	16	40	507	8	3940	4.32
SN75468DE4	D	SOIC	16	40	507	8	3940	4.32
SN75468N	N	PDIP	16	25	506	13.97	11230	4.32
SN75468N	N	PDIP	16	25	506	13.97	11230	4.32
SN75468NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN75468NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN75469D	D	SOIC	16	40	507	8	3940	4.32
SN75469DE4	D	SOIC	16	40	507	8	3940	4.32
SN75469N	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated