DGG OR DL PACKAGE (TOP VIEW)

SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

•	Provides High-Voltage Differential SCSI
	From Single-Ended Controller When Used
	With the SN75970B Control Transceiver

- Meets or Exceeds the Requirements of EIA Standard RS-485 and ISO-8482 Standards
- ESD Protection on Bus Pins to 12 kV
- Packaged in Shrink Small-Outline Package with 25 mil Terminal Pitch and Thin Small-Package with 20 mil Terminal Pitch
- Low Disabled-Supply Current 32 mA Typ
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Power-Up/-Down Glitch Protection
- Open-Circuit Failsafe Receivers

#### description

The SN75971B SCSI differential converter-data is a 9-channel RS-485 transceiver. When used in conjunction with its companion control transceiver, the SN75970B, the resulting chip set provides the superior electrical performance of differential SCSI from a single-ended SCSI bus or controller. A 16-bit Ultra-SCSI (or Fast-20) SCSI bus can be implemented with just three devices (two data and one control) in the space efficient, 56-pin, shrink small-outline package (SSOP) or thin shink small outline package (TSSOP) and a few external components. An 8-bit SCSI bus requires only one data and one control transceiver.

The SN75971B is available in a B2 (20 Mxfer) version and a B1 (10 Mxfer) version.

In a typical differential SCSI node, the SCSI controller provides an enable for each external RS-485 transceiver channel. This could require as many as 27

extra terminals for a 16-bit differential bus controller or relegate a 16-bit, single-ended controller to only an 8-bit differential bus. Using the standard nine SCSIcontrol signals, the SN75970B control transceiver decodes the state of the bus and enables the SN75971B data transceiver to transmit the single-ended SCSI input signals (A side) differentially to the cable or receive the differential cable signals (B side) and drive the single-ended outputs to the controller.

A reset function, which disables all outputs and clears internal latches, can be accomplished from two external inputs and two internally-generated signals. RESET (reset) and DSENS (differential sense) are available to external circuits for a bus reset or to disable all outputs should a single-ended cable be inadvertently connected to a differential connector. Internally-generated power-up and thermal-shutdown signals have the same affect when the supply voltage is below approximately 3.5 V or the junction temperature exceeds 175°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDB [	1	56	DSENS
DRVBUS	2	55	RESET
GND [	3	54	] GND
ADBP-	4	53	BDBP-
NC [	5	52	BDBP+
ADB7-	6	51	BDB7-
NC [	7	50	BDB7+
ADB6-	8	49	BDB6-
NC [	9	48	BDB6+
ADB5-	10	47	BDB5-
NC [	11	46	BDB5+
V <sub>CC</sub>	12	45	] v <sub>cc</sub>
GND [	13	44	] GND
GND [	14	43	] GND
GND [	15	42	] GND
GND [	16	41	] GND
GND [	17	40	] GND
V <sub>CC</sub> [	18	39	] v <sub>cc</sub>
ABD4-	19	38	BDB4-
NC [	20	37	BDB4+
ADB3-	21	36	BDB3-
NC [	22	35	BDB3+
ADB2-	23	34	BDB2-
NC [	24	33	BDB2+
ADB1-	25	32	BDB1-
NC [	26	31	BDB1+
ADB0-	27	30	BDB0-
NC [	28	29	BDB0+

Pins 13 - 17 and 40 - 44 are connected together to the package lead frame and to signal ground. NC - No internal connection

1

SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

### description (continued)

The SCSI, differential, converter-data chip operates in two modes depending on the state of the DRVBUS input. With DRVBUS low, a bidirectional latch circuit sets the direction of data transfer. Each data bit has its own latch, and each bit's direction is independent of all other bits. When neither the single-ended nor the differential sides are asserted, the latch disables both A- and B-side output drivers. When the input to either side is asserted, the latch enables the opposite side's driver and sets data flow from the asserted input to the opposite side of the device. When the input deasserts, the latch maintains the direction until the receiver on the enabled driver detects a deassertion. The latch then returns to the initial state. No parity checking is done by this device; the parity signal passes through the device like other data signals do.

When DRVBUS is high, direction is determined by the SDB signal. However, a change in SDB does not always immediately change the direction. When DRVBUS first asserts, the direction indicated by SDB is latched and takes effect immediately. When SDB changes while DRVBUS is high, the drivers that were on immediately turn off. However, the other driver set does not turn on until the receivers sense a deasserted state on all nine data lines. This is done to prevent the active drivers from turning on until all other drivers are off and the terminators pull the lines to a deasserted state.

The single-ended SCSI bus interface consists of CMOS, bidirectional inputs and outputs. The drivers are rated to  $\pm$ 16 mA of output current. The receiver inputs are pulled high with approximately 4 mA to eliminate the need for external pullup resistors for the open-drain outputs of most single-ended SCSI controllers. The single-ended side of the device is not intended to drive the SCSI bus directly.

The differential SCSI bus interface consists of bipolar, bidirectional inputs and outputs that meet or exceed the requirements of EIA-485 and ISO 8482-1982/TIA TR30.2 referenced by American National Standard of Information Systems (ANSI) X3.131-1994 Small Computer System Interface-2 (SCSI-2) and SCSI-3 Fast-20 Parallel Interface (Fast-20) X3.277:1996.

The SN75971B is characterized for operation over the temperature range of 0°C to 70°C.


TERMIN	NAL	1/0	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
ADBn-, where n = {0,1,2,3,4,5,6,7,P}	4, 6, 8, 10, 19, 21, 23, 25, 27	I/O, Single-ended SCSI voltage levels, Strong pullup	Bidirectional I/O for data and parity bits to and from the single-ended SCSI controller. As outputs, these terminals can source or sink 16 mA. As inputs, they are pulled up with about 4-mA to eliminate external resistors.					
BDBn+, where n = {0,1,2,3,4,5,6,7,P}	29, 31, 33, 35, 37, 46, 48, 50, 52	I/O, RS-485, Weak pulldown	Bidirectional I/O for data and parity to and from the differential SCSI bus.					
BDBn–, where n = {0,1,2,3,4,5,6,7,P}	30, 32, 34, 36, 38,47, 49, 51, 53	I/O, RS-485, Weak pulldown	Bidirectional I/O for the complement of data and parity to and from the differential SCSI bus.					
DRVBUS	2	Input, TTL levels, Weak pulldown	A high-level logic signal from the control transceiver enables either the single-ended or differential drivers as directed by SDB.					
DSENS	56	Input, TTL levels, Weak pullup	A low-level input initializes the internal latches and disables all drivers.					
RESET	55	Input, TTL levels, Weak pullup	A low-level input initializes the internal latches and disables all drivers.					
SDB	1	Input, TTL levels, Weak pulldown	A high-level logic signal from the control transceiver sends data from the differential bus to the single-ended bus. A low-level signal reverses the flow.					

## **Terminal Functions**



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000


## functional block diagram





SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

### schematics of inputs and outputs





SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	V to 15 V $$
Continuous total power dissipation (see Note 2) Internally Limited (see Dissipation Rat	
Electrostatic discharge (see Note 3): Class 2 A (all pins)	
Class 2 B (all pins)	
Class 3 A (B-side and GND)	12 kV
Class 3 B (B-side and GND)	400 V
Operating free-air temperature range, T <sub>A</sub> 0°	C to 70°C
Storage temperature range, T <sub>stg</sub> 65°C	to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

- 2. The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.
- 3. This absolute maximum rating is tested in accordance with MIL-STD-883C, Method 3015.7.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DGG	3333 mW	26.7 mW/°C	2133 mW
DL	3709 mW	29.7 mW/°C	2374 mW

<sup>+</sup> This is the inverse of the traditional junction-to-case thermal resistance ( $R_{\theta}JA$ ) for High-K (per JEDEC) PCB installations.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V	
High-level input voltage, VIH	A side and control	2			V
Low-level input voltage, VIL	A side and control			0.8	V
Voltage at any bus terminal (separately or common-mode), $V_{\mbox{O}}$ or $V_{\mbox{I}}$	B side			12 -7	V
High-level output current, I <sub>OH</sub>	A side			-16	mA
Low-level output current, IOL	A side			16	mA
Operating case temperature, T <sub>C</sub>		0		125	°C
Operating free-air temperature, T <sub>A</sub>		0		70	°C



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

## electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIC	ONS	MIN	түр†	MAX	UNIT	
VOD(H)	Driver high-level differenti	al output voltage	See Figure 1		-1	-2.2		V	
VOD(L)	Driver low-level differentia	l output voltage	See Figure 1		1	1.8		V	
	High-level output	A side	V <sub>ID</sub> = -200 mV,	I <sub>OH</sub> = -16 mA	2.5	4.2			
VOH	voltage	B side				3.4		V	
		A side	V <sub>ID</sub> = 200 mV,	I <sub>OL</sub> = 16 mA		0.4	0.8		
VOL	Low-level output voltage	B side	I <sub>OL</sub> = 60 mA			1.6		V	
V <sub>IT+</sub>	Receiver positive-going differential input threshold voltage		I <sub>OH</sub> = -16 mA	See Figure 2			0.2	V	
V <sub>IT-</sub>	Receiver negative-going differential input threshold voltage	B side	I <sub>OL</sub> = 16 mA	See Figure 2	-0.2§			V	
V <sub>hys</sub>	Receiver input hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )				35	45		mV	
			V <sub>I</sub> = 12 V, Other input at 0 V	$V_{CC} = 5 V$		0.6	1	m۸	
łı	Bus input current	B or B	$v_{\rm I} = 12$ v, Other input at 0 v	$V_{CC} = 0$		0.7	1	mA	
	Bus input current	БОГБ	$V_1 = -7 V$ , Other input at 0 V	$V_{CC} = 5 V$		-0.5	-0.8	mA	
			$v_{\parallel} = -7 v$ , Other input at 0 v	$V_{CC} = 0$		-0.4	-0.8	IIIA	
		A side	V <sub>IH</sub> = 2 V			-5	-8	mA	
ΙН	High-level input current	RESET, DSENS				-70	-100	μA	
		SDB, DRVBUS					25	μι	
		A side				-6	-9	mA	
۱ <sub>IL</sub>	Low-level input current	RESET, DSENS	V <sub>IL</sub> = 0.8 V			-66	-100	μA	
		SDB, DRVBUS					±30	μι	
IOS	Short-circuit output current	B side	$V_{O} = 5 V and 0$				±250	mA	
	High-impedance-state	A side			-2	-5	-8		
IOZ	output current					-6	-9		
		B side				See I <sub>I</sub>			
	Supply current	Disabled	RESET at 0.8 V,	Others open		38	46		
ICC		B to A Enabled	SDB and DRVBUS at 2 V, All other inputs open,	V <sub>ID</sub> = –1 V, No load		39	50	mA	
		A to B Enabled	SDB at 0.8 V, All other inputs open,	DRVBUS at 2 V, No load		32	66		
С <sub>О</sub>	Output capacitance		$V_{I} = 0.6 \sin(2\pi \times 10^{6} t) + 1.5 V,$	BDBn to GND		18	21	pF	
Curral	Power dissipation capacit	ancet	B to A,	One channel		40		pF	
Cpd			A to B,	One channel		100		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> C<sub>pd</sub> determines the no-load dynamic current consumption, I<sub>S</sub> = C<sub>pd</sub> × V<sub>CC</sub> × f + I<sub>CC</sub>. <sup>§</sup> The algebraic convention with the least positive (more negative) limit is designated minimum, is used in this data sheet for the differential input voltage only.



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

## switching characteristics over recommended of operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT		
			See Figures 3 and 4	3	14			
		SN75971B1	$V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , See Figures 3 and 4	4	12			
	Delay time, A to B, high- to low-		$V_{CC} = 5 V$ , $T_A = 70^{\circ}C$ , See Figures 3 and 4	4.9	12.9			
<sup>t</sup> d1 <sup>, t</sup> d2	level or low- to high-level output		See Figures 3 and 4	5	12	ns		
		SN75971B2	$V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , See Figures 3 and 4	6.2	10.2			
			$V_{CC} = 5 V$ , $T_A = 70^{\circ}C$ , See Figures 3 and 4	6.9	10.9			
			See Figures 5 and 6	5.4	18.1			
		SN75971B1	$V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , See Figures 5 and 6	6.5	15.4	ns		
	Delay time, B to A, high- to low- level or low- to high-level output		$V_{CC} = 5 V$ , $T_A = 70^{\circ}C$ , See Figures 5 and 6	7.2	16.1			
td3, td4		SN75971B2	See Figures 5 and 6	7.7				
			$V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , See Figures 5 and 6	8.7	13.2			
			$V_{CC} = 5 \text{ V},  T_A = 70^{\circ}\text{C}, \text{ See Figures 5 and 6}$	9.4	13.9			
	Skew, part-to-part <sup>†</sup>	SN75971B1	A to B See Figures 5 and 6		8			
+ . / 、		SN75971B1	B to A See Figures 5 and 6		9	20		
<sup>t</sup> sk(pp)		SN75971B2	A to B See Figures 5 and 6		4	ns		
		SN7597162	B to A See Figures 5 and 6		5			
<sup>t</sup> sk(p)	Pulse skew <sup>‡</sup>				4	ns		
<sup>t</sup> dis1	Disable time, A to B		See Figures 3 and 4		200	ns		
<sup>t</sup> dis2	Disable time, B to A		See Figures 5 and 6		35	ns		
t <sub>en1</sub>	Enable time, A to B		See Figures 3 and 4		65	ns		
t <sub>en2</sub>	Enable time, B to A		See Figures 5 and 6		65	ns		
<sup>t</sup> en(TX)	Enable time, receive-to-transmit		See Figure 7		142	ns		


<sup>†</sup> Part-to-part skew is the magnitude of the difference in propagation delay times between any two devices when both operate with the same supply voltages, the same temperature, and the same loads.

<sup>‡</sup> Pulse skew is the difference between the high-to-low and low-to-high propagation delay times of any single channel.




SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Resistance values are in ohms with a tolerance of  $\pm$  5%.
  - B. All input voltage levels are held to within 0.01 V.
  - C. The logical function is set with SDB at 0.8 V, DRVBUS at 3.5 V, and all others left open.

## Figure 1. Differential Driver $V_{\mbox{OD}}, V_{\mbox{OH}}, \mbox{and} \ V_{\mbox{OL}}$ Test Circuit



- NOTES: A. Resistance values are in ohms with a tolerance of  $\pm\,5\%.$ 
  - B. All input voltage levels are held to within 0.01 V.
  - C. The logical function is set with SDB and DRVBUS at 3.5 V, and all others left open.

## Figure 2. Single-Ended Driver V<sub>OH</sub>, V<sub>OL</sub>, V<sub>IT+</sub>, and V<sub>IT</sub> Test Circuit




SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

#### GND ≷ **165** Ω Α В **S**1 B+ In $\sim$ 15 pF **165** Ω **375** Ω 5 VOD **75** Ω Input (see Note A) ٧o **375** Ω ln В-S2 ٧o 15 pF 5 V 0.5 V Input Output V<sub>OD(H)</sub> 0.925 V 3 V 50% 1.5 V VOD(L) 0 V or t<sub>0</sub> t<sub>0</sub> ten td <sup>t</sup>d <sup>t</sup>dis

### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 45% < duty cycle < 50%, t<sub>f</sub>  $\leq$  1 ns, t<sub>f</sub>  $\leq$  1 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.
  - C. Resistance values are in ohms with a tolerance of  $\pm$  5%.
  - D. All input voltage levels are held to within 0.01 V.









SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 45% < duty cycle < 50%, t<sub>r</sub>  $\leq$  1 ns, t<sub>f</sub>  $\leq$  1 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.
  - C. Resistance values are in ohms with a tolerance of  $\pm$  5%.
  - D. All input voltage levels are held to within 0.01 V.


#### Figure 5. B to A Propagation Delay Time Test Circuit



## Figure 6. B to A Timing Waveforms



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000




PARAMETER MEASUREMENT INFORMATION

Figure 7. Receive-to-Transmit (ten(TX)) Timing Waveforms



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000



#### **APPLICATION INFORMATION**

- NOTES: A. When using the 40-MHz clock input, X1 must be connected to  $V_{\mbox{CC}}.$ 
  - B. The oscillator cell of the SN75970B is for a series-resonant crystal and requires approximately 10 pF (including fixture capacitance) from X1 and X2 to ground in order to function.

Figure 8. Typical Application of the SN75970B and SN75971B





17-Mar-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75971B2DGG	ACTIVE	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75971B2	Samples
SN75971B2DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75971B2	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

17-Mar-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated