

## **DisplayPort 1:1 Buffer**

#### **FEATURES**

- Supports Data Rates up to 2.7 Gbps
- Supports Dual-Mode DisplayPort
- Output Waveform Mimics Input Waveform Characteristics
- Enhanced ESD: 12 KV on all pins
- Enhanced Commercial Temperature Range: 0°C to 85°C
- 36 Pin 6 × 6 QFN Package

#### **APPLICATIONS**

- Personal Computer Market
  - Desktop PC
  - Notebook PC
  - Docking Station
  - Standalone Video Card


#### **DESCRIPTION**

The SN75DP118 is a one Dual-Mode DisplayPort input to one Dual-Mode DisplayPort output. The output follows the input signal in a manner that provides the highest level of signal integrity while supporting the EMI benefits of spread spectrum clocking. The SN75DP118 data rates of up to 2.7 Gbps through each link for a total throughput of up to 10.8 Gbps can be realized.

In addition to the DisplayPort high speed signal lines, the SN75DP118 also supports the Hot Plug Detect (HPD) and Cable Adapter Detect (CAD) channels.

The SN75DP118 is characterized for operation over ambient air temperature of 0°C to 85°C.

#### TYPICAL APPLICATION






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DATA FLOW BLOCK DIAGRAM**



#### **PACKAGE**





#### **PIN FUNCTIONS**

PIN			PEGGDIPTION
SIGNAL	NO.	I/O	DESCRIPTION
MAIN LINK INF	PUT PINS		
ML_IN 0	34, 35	I	DisplayPort Main Link Channel 0 Differential Input
ML_IN 1	2, 3	I	DisplayPort Main Link Channel 1 Differential Input
ML_IN 2	5, 6	I	DisplayPort Main Link Channel 2 Differential Input
ML_IN 3	8, 9	ı	DisplayPort Main Link Channel 3 Differential Input
MAIN LINK OU	TPUT PINS		
ML_OUT 0	30, 29	0	DisplayPort Main Link Port A Channel 0 Differential Output
ML_OUT 1	26, 25	0	DisplayPort Main Link Port A Channel 1 Differential Output
ML_OUT 2	23, 22	0	DisplayPort Main Link Port A Channel 2 Differential Output
ML_OUT 3	20, 19	0	DisplayPort Main Link Port A Channel 3 Differential Output
HOT PLUG DE	TECT PINS0		
HPD_OUT	11	0	Hot Plug Detect Output to the DisplayPort Source
HPD_ IN	15	I	Hot Plug Detect Input from the DisplayPort Connector
CABLE ADAPT	TER DETECT PINS		
CAD _OUT	12	0	Cable Adapter Detect Output to the DisplayPort Source
CAD _ IN	14	I	Cable Adapter Detect Input from the DisplayPort Connector
CONTROL PIN	S		
ΙP	33	I	Low Power Select Bar
CAD_INV	31	I	Output Port Priority selection
DP <sub>adj</sub>	17	I	DisplayPort Main Link Output Gain Adjustment
NC	16		Not Connected
SUPPLY AND	GROUND PINS		
VCC	4, 16, 24, 28, 36		Primary Supply Voltage
VDD	10		HPD and CAD Output Voltage
GND	1, 7, 13, 21, 27, 32		Ground

## **Table 1. Control Pin Lookup**

SIGNAL	LEVEL <sup>(1)</sup>	STATE	DESCRIPTION
	Н	Normal Mode	Normal operational mode for device
L L		Low Power Mode	Device is forced into a Low Power state causing the outputs to go to a high impedance state, All other inputs are ignored.
CAD INIV	Н	CAD Inverted	The CAD output logic is inverted from the CAD input
CAD_INV	L	CAD not Inverted	The CAD output logic follows the CAD input
	4.53 kΩ	Increased Gain	Main Link DisplayPort Output will have an increased voltage swing
DP <sub>adj</sub>	6.49 kΩ	Nominal Gain	Main Link DisplayPort Output will have a nominal voltage swing
	10 kΩ	Decreased Gain	Main Link DisplayPort Output will have a decreased voltage swing

(1) (H) Logic High; (L) Logic Low



#### ORDERING INFORMATION

PART NUMBER	PART MARKING	PACKAGE <sup>(1)</sup>
SN75DP118RHHR	DP118	36-pin QFN Reel (large)
SN75DP118RHHT	DP118	36-pin QFN Reel (small)

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
Supply Voltage Range (2)	$V_{CC}, V_{DD}$	-0.3 to 5.5	V
	Main Link I/O (ML_IN x, ML_OUT x) Differential Voltage	1.5	V
Voltage Range	HPD and CAD I/O	-0.3 to VCC + 0.3	V
	Control I/O	-0.3 to 5.5 1.5	V
	Human body model <sup>(3)</sup>	-0.3 to VCC + 0.3 ±12000	V
Electrostatic discharge	Voltage Range (2)         V <sub>CC</sub> , V <sub>DD</sub> -0.3 to           Main Link I/O (ML_IN x, ML_OUT x) Differential Voltage         1.5           HPD and CAD I/O         -0.3 to VCC           Control I/O         -0.3 to VCC           Human body model (3)         ±1200           Charged-device model (4)         ±1000           Machine model (5)         ±200	±1000	V
Control I/O  Human body model <sup>(3)</sup> Charged-device model <sup>(4)</sup> Machine model <sup>(5)</sup>	Machine model <sup>(5)</sup>	±200	V
Continuous power dissipat	ion	See Dissipation Ratir	ng Table

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-B.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101-A.
- (5) Tested in accordance with JEDEC Standard 22, Test Method A115-A.

#### **DISSIPATION RATINGS**

PACKAGE	PCB JEDEC STANDARD	T <sub>A</sub> < 25°C	DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 85°C POWER RATING
20 min OFN (DIIII)	Low-K	759 mW	7.5 mW/°C	303 mW
36-pin QFN (RHH)	High-K	2127 mW	21.2 mW/°C	851 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX <sup>(1)</sup>	UNIT
$R_{\thetaJB}$	Junction-to-board thermal resistance	4x4 Thermal vias under powerpad		28.11		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance			32.77		°C/W
P <sub>D</sub>	Device power dissipation	$\overline{\text{LP}}$ = 5.5 V; ML: V <sub>PP</sub> = 1200 mV, 2.7 Gbps, PRBS; HPD_IN/CAD_IN/CAD_INV = 5.5 V; V <sub>CC</sub> = 5.5 V, V <sub>DD</sub> = 5.25 V; Temp = 85°C; DP <sub>adj</sub> = 6.49 kΩ		240	280	mW
P <sub>SD</sub>	Device power dissipation under low power	$\overline{LP} = 0V; \ HPD\_IN/CAD\_IN/CAD\_INV = 5.5V \ ;$ $V_{CC} = 5.5V \ ,$ $V_{DD} = 5.2 \ V; \ Temp = 85^{\circ}C; \ DP_{adj} = 6.49 \ k\Omega$			40	μW

(1) Maximum Rating is simulated under worse case condition.

Submit Documentation Feedback



#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
$V_{DD}$	HPD and CAD Output reference voltage	1.62		5.25	V
T <sub>A</sub>	Operating free-air temperature	0		85	°C
MAIN LI	NK DIFFERENTIAL PINS				
$V_{ID}$	Peak-to-peak input differential voltage	0.15		1.40	V
$d_{R}$	Data rate			2.7	Gbps
R <sub>t</sub>	Termination resistance	45	50	55	Ω
V <sub>O(term)</sub>	Output termination voltage	0		2	V
HPD, CA	AD, AND CONTROL PINS				
V <sub>IH</sub>	High-level input voltage	2		5.5	V
V <sub>IL</sub>	Low-level input Voltage	0		8.0	V

#### **DEVICE POWER**

The SN75DP118 is designed to operate off of a single 5V supply.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Supply current	$\overline{\text{LP}}$ = 5.5 V; ML: V <sub>PP</sub> = 1200 mV, 2.7 Gbps, PRBS; HPD_IN/CAD_IN/CAD_INV = 5.5 V; V <sub>CC</sub> = 5.5 V, V <sub>DD</sub> = 5.25 V; Temp = 85°C; DP <sub>adj</sub> = 6.49 kΩ		50	55	mA
$I_{DD}$	Supply current	V <sub>DD</sub> = 5.5 V		0.1	2	mA
I <sub>SD</sub>	Shutdown current	$\overline{\text{LP}}$ = 0 V; HPD_IN/CAD_IN/CAD_INV = 5.5 V; V <sub>CC</sub> = 5.5 V, V <sub>DD</sub> = 5.25 V; Temp = 85°C; DP <sub>adj</sub> = 6.49 k $\Omega$		4	10	μΑ

#### HOT PLUG AND CABLE ADAPTER DETECT

The SN75DP118 has a built in level shifter for the HPD and CAD outputs. The output voltage level of the HPD and CAD pins is defined by the voltage level of the VDD pin. The state of the HPD pin will also set the active state of the device. If HPD is low the device will enter low power mode. Once HPD goes high, the device will come out of low power mode and enter active mode. If HPD goes LOW for a period of time exceeding  $t_{T(HPD)}$ , the device will enter the low power mode.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH5</sub>		$I_{OH} = -100 \mu A, V_{DD} = 5V$	4.5	5	V
$V_{OH3.3}$	→ High-level output voltage   →	$I_{OH} = -100 \mu A, V_{DD} = 3.3 V$	3	3.3	V
$V_{\text{OH2.5}}$		$I_{OH} = -100 \mu A, V_{DD} = 2.5 V$	2.25	2.5	V
V <sub>OH1.8</sub>		$I_{OH} = -100 \mu A, V_{DD} = 1.8 V$	1.62	1.8	V
$V_{OL}$	Low-level output voltage	I <sub>OH</sub> = 100 μA	0	0.4	V
I <sub>H</sub>	High-level input current	V <sub>IH</sub> = 2 V, V <sub>CC</sub> = 5.5 V	-10	10	μΑ
IL	Low-level input current	V <sub>IL</sub> = 0.8 V, V <sub>CC</sub> = 5.5 V	-10	10	μΑ

Copyright © 2008–2009, Texas Instruments Incorporated

Submit Documentation Feedback



#### **SWITCHING CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD(CAD)</sub>	Propagation delay	$V_{DD} = 5 V$		20	30	ns
t <sub>PD(HPD)</sub>	Propagation delay	V <sub>DD</sub> = 5 V		70	110	ns
t <sub>T(HPD)</sub>	HPD logic switch time	V <sub>DD</sub> = 5 V	200		400	ms
t <sub>M(HPD)</sub>	Minimum output pulse duration	V <sub>DD</sub> = 5 V	100			ns
t <sub>Z(HPD)</sub>	Low power to high-level propagation delay	V <sub>DD</sub> = 5 V		70	110	ns




Figure 1. HPD Test Circuit

Figure 2. HPD Timing Diagram #1




Figure 3. CAD Timing Diagram




Figure 4. HPD Timing Diagram Number 2






Figure 5. HPD Timing Diagram Number 3

### **MAIN LINK PINS**

The main link I/O of the SN75DP118 is designed to track the magnitude and frequency characteristics of the input waveform and replicate them on the output. A feature has also been incorporated in the SN75DP118 to either increase of decrease the output amplitude via the resistor connected between the DP<sub>adi</sub> pin and ground.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{I/O(2)}$	Difference between input and output	$V_{ID}$ = 200 mV, $DP_{adj}$ = 6.5 k $\Omega$	0	30	60	
$\Delta V_{I/O(3)}$		$V_{ID}$ = 300 mV, $DP_{adj}$ = 6.5 k $\Omega$	-24	11	36	mV
$\Delta V_{I/O(4)}$		$V_{ID} = 400 \text{ mV}, DP_{adj} = 6.5 \text{ k}\Omega$	-45	-15	15	IIIV
$\Delta V_{I/O(6)}$		$V_{ID}$ = 600 mV, $DP_{adj}$ = 6.5 k $\Omega$	-87	-47	-22	
R <sub>INT</sub>	Input termination impedance		45	50	55	Ω
V <sub>Iterm</sub>	Input termination voltage		0		2	V

## **SWITCHING CHARACTERISTICS**

over recommended operating (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R/F(DP)</sub>	Output edge rate (20% - 80%)	Input edge rate = 80 ps (20% - 80%)		115		ps
t <sub>PD</sub>	Propagation delay time	F = 1MHz, V <sub>ID</sub> = 400 mV	200	240	280	ps
t <sub>SK(1)</sub>	Intra-pair skew	F = 1MHz, V <sub>ID</sub> = 400 mV			20	ps
t <sub>SK(2)</sub>	Inter-pair skew	F = 1MHz, V <sub>ID</sub> = 400 mV			40	ps
t <sub>DPJIT(PP)</sub>	Peak-to-peak output residual jitter	$dR = 2.7Gbps$ , $V_{ID} = 400 \text{ mV}$ , PRBS7		25	35	ps

Copyright © 2008–2009, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 6. Main Link Test Circuit




Figure 7. Main Link  $\Delta V_{\text{I/O}}$  and Edge Rate Measurements




Figure 8. Main Link Delay Measurements







Figure 9. Main Link Skew Measurements



### TYPICAL CHARACTERISTICS





#### **APPLICATION INFORMATION**

#### **Power Logic**

The power logic of the SN75DP118 is tied to the state of the HPD input pin as well as the low power pin. When HPD\_IN is LOW the SN75DP118 enters the low power state. In this state the outputs are high impedance and the device shuts down to optimize power conservation. When HPD\_IN goes high the device enters the normal operational state.

Several key factors were taken into consideration with this digital logic implementation of channel selection, as well as HPD repeating. This logic is described in the following scenarios.

Scenario 1. Low Power State to Active State:

- There are two possible cases for this scenario depending on the state of the low power pin.
  - Case one: In this case HPD\_IN is initially LOW and the low power pin is also LOW. In this initial state the device is in a low power mode. Once the HPD input goes to a HIGH state the device remains in the low power mode, with both the main link and auxiliary I/O in a high impedance state (Figure 14).
  - Case two: In this case HPD\_IN is initially LOW and the low power pin is HIGH. In this initial state the device is in a low power mode. Once the HPD input goes to a HIGH state the device comes out of the low power mode and enters active mode, enabling the main link and auxiliary I/O. The HPD output to the source is enabled and follows the logic state of the input HPD (Figure 15). This is specified as  $t_{Z(HPD)}$ .




Figure 14.




Figure 15.

#### Scenario 2. HPD Changes:

• In this case the HPD input is initially HIGH. The HPD output logic state follows the state of the HPD input. If the HPD input pulses LOW, as may be the case if the sink device is requesting an interrupt, the HPD output to the source will also pulse Low for the same duration of time with a slight delay (Figure 16). The delay of this signal through the SN75DP118 is specified as  $t_{PD(HPD)}$ . If the duration of the LOW pulse is less then  $t_{M(HPD)}$  it may not be accurately repeated to the source. If the duration of the LOW pulse exceeds  $t_{T(HPD)}$  the device determines that an unplug event has occurred and enters the low power state (Figure 17). Once the HPD input goes high again the device returns to the active state as indicated in scenario 1.




Figure 16.




Figure 17.



## PACKAGE OPTION ADDENDUM

10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75DP118RHHR	ACTIVE	VQFN	RHH	36	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 85	DP118	Samples
SN75DP118RHHT	ACTIVE	VQFN	RHH	36	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 85	DP118	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Jun-2014

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

## PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

**TAPE DIMENSIONS** 

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75DP118RHHR	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
SN75DP118RHHT	VQFN	RHH	36	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN75DP118RHHR	VQFN	RHH	36	2500	367.0	367.0	38.0	
SN75DP118RHHT	VQFN	RHH	36	250	210.0	185.0	35.0	

# RHH (S-PVQFN-N36) PLASTIC QUAD FLATPACK NO-LEAD 6,10 -A5,90 В 6,10 5,90 PIN 1 INDEX AREA 1,00 -0,20 REF 0,80 0-0-0-0-0-0-0 -SEATING PLANE □ 0,08 C 0,05 MAX 36 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET $\frac{1}{1}$ 36X $\frac{0,65}{0,45}$

NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

 $36X \frac{0,30}{0,18}$ 

4205094/E 06/11

F. Falls within JEDEC MO-220.



## RHH (S-PVQFN-N36)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206362-3/M 11/13

NOTE: All linear dimensions are in millimeters



## RHH (S-PQFP-N36)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>