QUAD DIFFERENTIAL PECL RECEIVERS

FEATURES

- **Functional Replacement for the Agere BRF1A**
- **Pin Equivalent to General Trade 26LS32**
- **High Input Impedance Approximately 8 kΩ**
- **<2.6-ns Maximum Propagation Delay**
- **TB5R3 Provides 50-mV Hysteresis (Typical)**
- **-1.1-V to 7.1-V Common-Mode Input Voltage Range**
- **Single 5-V ±10% Supply**
- **ESD Protection HBM > 3 kV and CDM > 2 kV**
- **Operating Temperature Range: -40°C to 85°C**
- **Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package**

APPLICATIONS

- **Digital Data or Clock Transmission Over Balanced Lines**

DESCRIPTION

These quad differential receivers accept digital data over balanced transmission lines. They translate differential input logic levels to TTL output logic levels.

The TB5R3 is a pin- and function-compatible replacement for the Agere systems BRF1A; it includes 3-kV HBM and 2-kV CDM ESD protection.

The power-down loading characteristics of the receiver input circuit are approximately 8 kΩ relative to the power supplies; hence they do not load the transmission line when the circuit is powered down.

The packaging for this differential line receiver is a 16-pin gull wing SOIC (DW) or a 16 pin SOIC (D).

The enable inputs of this device include internal pull-up resistors of approximately 40 kΩ that are connected to V_{CC} to ensure a logical high level input if the inputs are open circuited.

PIN ASSIGNMENTS

SOIC PACKAGE
(TOP VIEW)

Pin			Pin
$\overline{AI}$	1	16	VCC
AI	2	15	$\overline{DI}$
AO	3	14	DI
E1	4	13	DO
BO	5	12	$\overline{E2}$
BI	6	11	CO
$\overline{BI}$	7	10	CI
GND	8	9	$\overline{CI}$

FUNCTIONAL BLOCK DIAGRAM

Enable Truth Table

E1	$\overline{E2}$	OUTPUT CONDITION
0	0	Active
1	0	Active
0	1	Disabled
1	1	Active

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS
www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER[1]	PART MARKING	PACKAGE[2]	LEAD FINISH	STATUS
TB5R3DW	TB5R3	Gull-Wing SOIC	NiPdAu	Production
TB5R3D	TB5R3	SOIC	NiPdAu	Production

(1) Add the R suffix for tape and reel carrier (i.e., TB5R3DR)
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING $T_A \leq 25°C$	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT WITH NO AIR FLOW	DERATING FACTOR[1] $T_A \geq 25°C$	POWER RATING $T_A = 85°C$
DW	Low-K[2]	831 mW	120.3°C/W	8.3 mW/°C	332 mW
DW	High-K[3]	1240 mW	80.8°C/W	12.4 mW/°C	494 mW
D	Low-K[2]	763 mW	131.1°C/W	7.6 mW/°C	305 mW
D	High-K[3]	1190 mW	84.1°C/W	11.9 mW/°C	475 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
(2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.
(3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

PARAMETER		PACKAGE	VALUE	UNIT
θ_{JB}	Junction-to-Board Thermal Resistance	DW	53.7	°C/W
θ_{JB}	Junction-to-Board Thermal Resistance	D	47.5	°C/W
θ_{JC}	Junction-to-Case Thermal Resistance	DW	47.1	°C/W
θ_{JC}	Junction-to-Case Thermal Resistance	D	44.2	°C/W

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted[1]

		UNIT
Supply voltage, V_{CC}		0 V to 6 V
Magnitude of differential bus (input) voltage, $|V_{AI} - V_{\overline{AI}}|$, $|V_{BI} - V_{\overline{BI}}|$, $|V_{CI} - V_{\overline{CI}}|$, $|V_{DI} - V_{\overline{DI}}|$		8.4 V
ESD	Human Body Model[2] All pins	±3.5 kV
ESD	Charged-Device Model[3] All pins	±2 kV
Continuous power dissipation		See Dissipation Rating Table
Storage temperature, T_{stg}		-65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
(3) Tested in accordance with JEDEC Standard 22, Test Method C101.

Product Folder Link(s): *TB5R3*

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.5	5	5.5	V
Bus pin input voltage, V_{AI}, $V_{\overline{A}I}$, V_{BI} $V_{\overline{B}I}$, V_{CI} , or $V_{\overline{C}I}$, V_{DI}, $V_{\overline{D}I}$	-1.2[1]		7.2	V
Magnitude of differential input voltage, $\|V_{AI} - V_{\overline{A}I}\|$, $\|V_{BI} - V_{\overline{B}I}\|$, $\|V_{CI} - V_{\overline{C}I}\|$, $\|V_{DI} - V_{\overline{D}I}\|$	0.1		6	V
Low-level enable input voltage[2], V_{IL} (V_{CC} = 5.5 V)			0.8	V
High-level enable input voltage[2], V_{IH} (V_{CC} = 5.5 V)	2			V
Operating free-air temperature, T_A	-40		85	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.
(2) The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

DEVICE ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC}	Supply current[1]	Outputs disabled			50	mA
		Outputs enabled			48	mA

(1) Current is dc power draw as measured through GND pin and does not include power delivered to load.

RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OL}	Output low voltage	V_{CC} = 4.5 V,	I_{OL} = 8 mA			0.4	V
V_{OH}	Output high voltage	V_{CC} = 4.5 V,	I_{OH} = -400 µA	2.4			V
V_{IK}	Enable input clamp voltage	V_{CC} = 4.5 V,	I_I = -5 mA			-1[1]	V
V_{TH+}	Positive-going differential input threshold voltage[2], ($V_{xI} - V_{\overline{x}I}$)	x = A, B, C, or D				100	mV
V_{TH-}	Negative-going differential input threshold voltage[2], ($V_{xI} - V_{\overline{x}I}$)	x = A, B, C, or D				-100[1]	mV
V_{HYST}	Differential input threshold voltage hysteresis, ($V_{TH+} - V_{TH-}$)				50		mV
I_{OZL}	Output off-state current, (High-Z)	V_{CC} = 5.5 V	V_O = 0.4 V			-20[1]	µA
I_{OZH}			V_O = 2.4 V			20	µA
I_{OS}	Output short circuit current	V_{CC} = 5.5 V				-400[1]	mA
I_{IL}	Enable input low current	V_{CC} = 5.5 V,	V_{IN} = 0.4 V			-400[1]	µA
I_{IH}	Enable input high current	V_{CC} = 5.5 V	V_{IN} = 2.7 V			20	µA
	Enable input reverse current		V_{IN} = 5.5 V			100	µA
I_{IL}	Differential input low current	V_{CC} = 5.5V,	V_{IN} = -1.2 V			-2[1]	mA
I_{IH}	Differential input high current	V_{CC}= 5.5V,	V_{IN} = 7.2 V			1	mA
R_O	Small-signal output resistance	Output High			50		Ω
		Output Low			25		

(1) This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.
(2) The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

TB5R3

TEXAS
INSTRUMENTS
www.ti.com

SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	C_L = 0 pF[1], See Figure 2 and Figure 4		1.64	<2.6	ns
t_{PHL}	Propagation delay time, high-to-low-level output			1.57	<2.6	
t_{PLH}	Propagation delay time, low-to-high-level output	C_L = 50 pF, See Figure 2 and Figure 4[2]		2.2	3.5	ns
t_{PHL}	Propagation delay time, high-to-low-level output			2.1	3.5	
t_{PHZ}	Output disable time, high-level-to-high-impedance output[3]	C_L = 5 pF, See Figure 3 and Figure 5		7.7	12	ns
t_{PLZ}	Output disable time, low-level-to-high-impedance output[3]			5.2	12	ns
t_{skew1}	Pulse-width distortion, $|t_{PHL} - t_{PLH}|$	C_L = 10 pF, See Figure 2 and Figure 4			0.7	ns
		C_L = 150 pF, See Figure 2 and Figure 4			4	ns
$\Delta t_{skew1p-p}$	Part-to-part output waveform skew	C_L = 10 pF, T_A = 75°C, See Figure 2 and Figure 4		0.8	1.4	ns
		C_L = 10 pF, See Figure 2 and Figure 4			1.5	ns
Δt_{skew}	Same part output waveform skew	C_L = 10 pF, See Figure 2 and Figure 4			0.3	ns
t_{PZH}	Output enable time, high-impedance-to-high-level output[3]	C_L = 10 pF, See Figure 3 and Figure 4		6.9	12	ns
t_{PZL}	Output enable time, high-impedance-to-low-level output[3]			6.3	12	ns
t_{TLH}	Rise time (20%-80%)	C_L = 10 pF, See Figure 2 and Figure 4			1	ns
t_{THL}	Fall time (80%-20%)				1	ns

(1) The propagation delay values with a 0 pF load are based on design and simulation.
(2) t_r/t_f: 3 ns (20% - 80%)
(3) See Table 1.

A. t_r/t_f: 3 ns (20% - 80%)

Figure 1. Receiver Propagation Delay Times

Submit Documentation Feedback

Product Folder Link(s): *TB5R3*

A. $\overline{E2}$ = 1 while E1 changes states.

B. E1 = 0 while $\overline{E2}$ changes states.

Figure 2. Receiver Enable and Disable Timing

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.

C_L includes test-fixture and probe capacitance.

Figure 3. Receiver Propagation Delay Time and Enable Time (t_{PZH}, t_{PZL}) Test Circuit


C_L includes test-fixture and probe capacitance.

Figure 4. Receiver Disable Time (t_{PHZ}, t_{PLZ}) Test Circuit

TYPICAL CHARACTERISTICS

TYPICAL PROPAGATION DELAY
vs
LOAD CAPACITANCE

NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load.

Figure 5.

Product Folder Link(s): *TB5R3*

TYPICAL CHARACTERISTICS (continued)

**LOW-TO-HIGH PROPAGATION DELAY
vs
JUNCTION TEMPERATURE**

Figure 6.

**HIGH-TO-LOW PROPAGATION DELAY
vs
JUNCTION TEMPERATURE**

Figure 7.

**MINIMUM V_{OH} AND MAXIMUM V_{OL}
vs
JUNCTION TEMPERATURE**

Figure 8.

**TYPICAL AND MAXIMUM I_{CC}
vs
JUNCTION TEMPERATURE**


Figure 9.

APPLICATION INFORMATION

Power Dissipation

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature, T_A, and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature, T_J. In both of these methods, the device internal power dissipation P_D needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissipation:

$$\sum(V_{Sn} \times I_{Sn}) \tag{1}$$

and then subtracting the total power dissipation of the external load(s):

$$\sum(V_{Ln} \times I_{Ln}) \tag{2}$$

The first T_J calculation uses the power dissipation and ambient temperature, along with one parameter: θ_{JA}, the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of P_D and θ_{JA} is the junction temperature rise above the ambient temperature. Therefore:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{3}$$

Figure 10. Thermal Impedance vs Air Flow

Note that θ_{JA} is highly dependent on the PCB on

which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring θ_{JA}. Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 10 shows the low-K and high-K values of θ_{JA} versus air flow for this device and its package options.

The standardized θ_{JA} values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- θ_{JC}, the junction-to-case thermal resistance, in degrees Celsius per watt
- θ_{JB}, the junction-to-board thermal resistance, in degrees Celsius per watt
- θ_{CA}, the case-to-ambient thermal resistance, in degrees Celsius per watt
- θ_{BA}, the board-to-ambient thermal resistance, in degrees Celsius per watt.

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance, $\theta_{JA(S)}$, is the equivalent parallel impedance of the two parallel paths:

$$T_J = T_A + (P_D \times \theta_{JA(S)}) \tag{4}$$

where

$$\theta_{JA(S)} = \frac{[(\theta_{JC} + \theta_{CA}) \times (\theta_{JB} + \theta_{BA})]}{(\theta_{JC} + \theta_{CA} + \theta_{JB} + \theta_{BA})} \tag{5}$$

The device parameters θ_{JC} and θ_{JB} account for the internal structure of the device. The system-level parameters θ_{CA} and θ_{BA} take into account details of the PCB construction, adjacent electrical and mechanical components, and the environmental conditions including airflow. Finite element (FE), finite difference (FD), or computational fluid dynamics (CFD) programs can determine θ_{CA} and θ_{BA}. Details on using these programs are beyond the scope of this data sheet, but are available from the software manufacturers.

Product Folder Link(s): *TB5R3*

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TB5R3D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TB5R3	Samples
TB5R3DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TB5R3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

0.394 (10,00)
0.386 (9,80)
C

16   9

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

1   8

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−6/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
          B. This drawing is subject to change without notice.
          C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0.006 (0,15) each side.
          D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
          E. Reference JEDEC MS−012 variation AC.

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

14x1,27

16x0,55

14x1,27

16x1,50

5,40

5.40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

Example
Solder Mask Opening
(See Note E)

0,07
All Around

4211283−4/E 08/12

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Publication IPC−7351 is recommended for alternate designs.
          D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
               contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4040000-2/H

10.63 / 9.97 TYP

A

PIN 1 ID AREA

1

16

14X 1.27

10.5 / 10.1 NOTE 3

2X 8.89

8

9

B

7.6 / 7.4 NOTE 4

16X 0.51 / 0.31

⊕ 0.25 Ⓜ C A B

C

SEATING PLANE

◠ 0.1 C

2.65 MAX

0.33 / 0.10 TYP

SEE DETAIL A

0.25
GAGE PLANE

0° - 8°

1.27 / 0.40

(1.4)

0.3 / 0.1

DETAIL A
TYPICAL

4220721/A   07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

SOIC

16X (2)

SYMM

SEE
DETAILS

1

16

16X (0.6)

SYMM

14X (1.27)

8

9

R0.05 TYP

(9.3)

LAND PATTERN EXAMPLE
SCALE:7X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220721/A   07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

16X (2)

1

16X (0.6)

16

SYMM
℄

SYMM
℄

14X (1.27)

8

9

R0.05 TYP

(9.3)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A   07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.