

Micropower Supply Voltage Supervisors

Check for Samples: TLC7701, TLC7725, TLC7703, TLC7733, TLC7705

FEATURES

- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- Programmable Delay Time by External Capacitor
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from V_{DD} ≥ 1 V
- Power-Down Control Support for Static RAM With Battery Backup
- Maximum Supply Current of 16 μA
- Power Saving Totem-Pole Outputs
- Temperature Range . . . Up to -55°C to 125°C

APPLICATIONS

Medical Imaging

DESCRIPTION


The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, \overline{RESET} is asserted when V_{DD} reaches 1 V. After minimum V_{DD} (≥ 2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage ($V_{I(SENSE)}$) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t_d , is determined by an external capacitor:

$$t_{\rm d} = 2.1 \times 10^4 \times C_{\rm T}$$

Where

C_T is in farads t_d is in seconds



Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed sense threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time, t_d , has expired.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

The TLC77xxI is characterized for operation over a temperature range of -40°C to 85°C; the TLC77xxQ is characterized for operation over a temperature range of -40°C to 125°C; and the TLC77xxM is characterized for operation over the full Military temperature range of -55°C to 125°C.

The 3x3 mm DRB package is also available as a non-magnetic package for medical imaging application.

AVAILABLE OPTIONS

					PACKAGED D	EVICES		
T _A	THRESHOLD VOLTAGE (V)	SMALL OUTLINE (D) ⁽¹⁾	CHIP CERAMIC CARRIER DIP (FK) (JG)		CERAMIC DUAL FLATPACK (U)	PLASTIC DIP (P)	THIN SHRINK SMALL OUTLINE (PW) ⁽²⁾	SMALL OUTLINE NO LEAD (DRB)
	1.1	TCLC7701ID		_	_	TCLC7701IP	TCLC7701IPWR	_
	2.25	TLC7725ID	_	_	_	TLC7725IP	TLC7725IPWR	_
−40°C to	2.63	TLC7703ID		_	_	TLC7703IP	TLC7703IPWR	_
85°C	2.93	TLC7733ID		_	_	TLC7733IP	TLC7733IPWR	_
	4.55	TLC7705ID		_	_	TLC7705IP	TLC7705IPWR	_
	1.1	TLC7701IDBR		_	_	_	_	TLC7701IDRBT-NM
	1.1	TLC7701QD		_	_	TLC7701QP	TLC7701QPWR	_
	2.25	TLC7725QD		_	_	TLC7725QP	TLC7725QPWR	_
-40°C to 125°C	2.63	TLC7703QD		_	_	TLC7703QP	TLC7703QPWR	_
120 0	2.93	TLC7733QD		_	_	TLC7733QP	TLC7733QPWR	_
	4.55	TLC7705QD		_	_	TLC7705QP	TLC7705QPWR	_
–55°C to	2.93	_	_	_	_	_	_	_
125°C	4.55	_	_	_	_	_	_	_

⁽¹⁾ The D package is available taped and reeled. Add the suffix R to the device type when ordering (e.g., TLC7705QDR).

Table 1. FUNCTION TABLE


CONT ROL	RESIN	V _{I(SENSE)} >V _{IT+}	RESE T	RESET
L	L	False	Н	L
L	L	True	Н	L
L	Н	False	Н	L
L	Н	True	L ⁽¹⁾	H ⁽¹⁾
Н	L	False	Н	L
Н	L	True	Н	L
Н	Н	False	Н	L
Н	Н	True	Н	H ⁽¹⁾

(1) RESET and $\overline{\text{RESET}}$ states shown are valid for t > t_d.

⁽²⁾ The PW package is only available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TLC7705QPWR).




LOGIC SYMBOL



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



FUNCTIONAL BLOCK DIAGRAM




† Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.

[‡] Nominal values:

	R1 (Typ)	R2 (Typ)
TLC7701	0	8
TLC7725	600 kΩ	600 kΩ
TLC7703	698 kΩ	502 kΩ
TLC7733	750 kΩ	450 kΩ
TLC7705	910 kΩ	290 kΩ

TIMING DIAGRAM





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V_{DD}	Supply voltage (2)		7	V
	Input voltage range, CON	NTROL, RESIN, SENSE ⁽²⁾	-0.3 to 7	V
I _{OL}	Maximum low output curi	rent	10	mA
I _{OH}	Maximum high output cu	rrent,	-10	mA
I _{IK}	Input clamp current, (VI <	< 0 or VI > VDD)	±10	mA
lok	Output clamp current, (V	O 0 or VO > VDD)	±10	mA
	Continuous total power d	issipation	See Dissipation Rating Table	
		TL77xxI	-40 to 84	°C
T_A	Operating free-air temperature range	TL77xxQ	-40 to 125	°C
	temperature range	TL77xxM	-55 to 125	°C
T _{stg}	Storage temperature range	ge	–65 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW	145 mW
DRB				
FK	1375 mW	11.0 mW/°C	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	520 mW	200 mW
PW	525 mW	4.2 mW/°C	273 mW	105 mW
U	700 mW	5.5 mW/°C	370 mW	150 mW

RECOMMENDED OPERATING CONDITIONS

at specified temperature range

			MIN	MAX	UNIT
V_{DD}	Supply voltage		2	6	V
V_{I}	Input voltage		$\begin{array}{c c} & & & & \\ & 0 & & V_{DD} \\ & & & \\ & & 0.7 \times V_{DD} \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & &$		
V_{IH}	High-level input voltage	at RESIN and CONTROL (1)	0.7×V _{DD}		V
V_{IL}	Low-level input voltage	at RESIN and CONTROL (1)	2 6 0 V _{DD} 0.7×V _{DD} 0.2×V _{DD} -2 2 100 n -40 85	V	
I _{OH}	High-level output currer	nt		-2	
I _{OL}	Low-level output curren	t		2	mA
$\Delta t/\Delta V$	input transition rise and	fall rate at RESIN and CONTROL		100	ns/ V
		TLC77xxI	-40	85	
T _A	Operating free-air temperature range	TLC77xxQ	-40	-	°C
	tomporatoro rango	TLC77xxM	-55		

(1) To ensure a low supply current, V_{IL} should be kept <0.3 V and V_{IH} > V_{DD} =0.3 V.

⁽²⁾ All voltage values are with respect to GND.



ELECTRICAL CHARACTERISTICS

over recommended operating conditions⁽¹⁾ (unless otherwise noted)

	D	ARAMETER		TEST CONDITIONS	TI	TLC77xx		UNIT				
	Ρ/	AKAMETEK		TEST CONDITIONS	MIN	TYP	MAX	UNII				
				V _{DD} = 2 V	1.8							
.,	High-level output	$I_{OH} = -20 \mu A$		V _{DD} = 2.7 V	2.5			V				
V_{OH}	voltage			V _{DD} = 4.5 V	4.3			V				
		$I_{OH} = 2 - mA$		V _{DD} = 4.5 V	3.7							
				V _{DD} = 2 V			0.2					
.,	Low-Level output	$I_{OL} = 20 \mu A$		V _{DD} = 2.7 V			0.2	V				
V_{OL}	voltage			V _{DD} = 4.5 V			0.2	V				
		I _{OL} = 2 mA		V _{DD} = 4.5 V			0.5					
			TCLC7701		1.04	1.1	1.16					
			TLC7725		2.18	2.25	2.32					
$V_{\text{IT-}}$	Negative-going input threshold voltage, SENSE ⁽²⁾ TLC7703 TLC7733 TLC7705			V _{DD} = 2 V to 6 V	2.56	2.63	2.70	mV				
					2.86	2.93	3					
					4.47	4.55	4.63					
			TCLC7701			30						
			TLC7725									
V_{hus}	Hysteresis voltage, SENSE TLC7703			$V_{DD} = 2 \text{ V to 6 V}$		70		mV				
			TLC7733			70						
			TLC7705									
V _{res}	Power-up reset voltage	ge ⁽³⁾	·	I _{OL} = 20 μA			1	V				
		RESIN		$V_I = 0 V to V_{DD}$			2					
	Innut ourrent	CONTROL		$V_{I} = V_{DD}$		7	15					
I _I	Input current	SENSE		V _I = 5 V		5	10	μΑ				
		SENSE, TLC7701	only	V _I = 5 V			2					
I _{DD}	Supply current			$\overline{\text{RESIN}} = V_{\text{DD}}$, SENSE = $V_{\text{DD}} \ge V_{\text{IT}} \text{max} + 0.2 \text{ V}$, CONTROL = 0 V, Outputs open		9	16	μΑ				
I _{DD(d)}	Supply current during t _d		$\begin{aligned} & \text{VDD} = 5 \text{ V, V}_{\text{CT}} = 0, \\ & \overline{\text{RESIN}} = \text{V}_{\text{DD}}, \text{SENSE} = \text{V}_{\text{DD}}, \\ & \text{CONTROL} = 0 \text{ V, Outputs open} \end{aligned}$		120	150	μA					
Cı	Input capacitance, SE	ENSE		$V_{I} = 0 \text{ V to } V_{DD}$		50	-	pF				

All characteristics are measured with $C_T = 0.1 \ \mu F$. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 mF) should be connected near the supply terminals. The lowest supply voltage at which RESET becomes active. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of $V_{DD} \ge 15 \mu s/V$.



ELECTRICAL CHARACTERISTICS

over recommended operating conditions⁽¹⁾ (unless otherwise noted)

	PARAMETER		TEST COM	NDITIONS	Τl	_C77xxN	1	UNIT		
	FAR	AWEIER		TEST COI	NUTTONS	MIN	TYP ⁽²⁾	MAX	UNIT	
				V 2.V	T _A = 25°C	1.8			V	
				$V_{DD} = 2 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	1.7			V	
					T _A = 25°C	2.5				
.,	High-level output	$I_{OH} = -20 \mu A$		V _{DD} = 2.7 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	2.3			V	
V_{OH}	voltage				T _A = 25°C	4.3			.,	
				V _{DD} = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	4.2			V	
					T _A = 25°C	3.7			.,	
		$I_{OH} = -2 \mu A$		V _{DD} = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	3.6			V	
					T _A = 25°C			0.2	V	
				$V_{DD} = 2 V$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.2		
				.,	T _A = 25°C			0.2	V	
	Low-level output	$I_{OL} = -20 \mu A$		V _{DD} = 2.7 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.2		
V_{OL}	voltage				T _A = 25°C			0.2		
				V _{DD} = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.2	V	
		I _{OL} = 2 mA			T _A = 25°C			0.5		
				V _{DD} = 4.5 V	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.5	V	
	Negative-going inp	out threshold	TLC7733			2.86	2.93	3.1		
V_{IT-}	voltage, SENSE (3)	TLC7705	$V_{DD} = 2 \text{ V to 6 V}$	4.3	4.5	4.8	V		
V_{hys}	Hysteresis voltage	, SENSE		V _{DD} = 2 V to 6 V			70		mV	
V _{res}	Power-up reset vo	ltage ⁽²⁾		I _{OL} = 20 μA				1	V	
		RESIN		$V_I = 0 \text{ V to } V_{DD}$				2		
		CONTROL		$V_I = V_{DD}$			7	15		
l _l	Input current	SENSE		V _I = 5 V			5	10	μA	
		SENSE, TLC770	1 only	V _I = 5 V				2		
I _{DD}	Supply current			RESIN = VDD, SENSE = V _{DD} ≥ V _{IT} max + 0.2 V CONTROL = 0 V, Outputs open			9	16	μА	
			TLC7733	$V_{CT} = 0$,	V _{DD} = 3.3 V			250		
I _{DD(d)}	Supply current dur	Supply current during t _d TLC7		$\label{eq:RESIN} \begin{split} \overline{\text{RESIN}} &= \text{V}_{\text{DD}}, \\ \text{CONTROL} &= 0 \text{ V}, \\ \text{SENSE} &= \text{V}_{\text{DD}}, \\ \text{Outputs open} \end{split}$	V _{DD} = 5 V		120	150	μА	
CI	Input capacitance,	SENSE		$V_I = 0 \text{ V to } V_{DD}$			50		pF	

⁽¹⁾ All characteristics are measured with $C_T = 0.1 \mu F$.

⁽²⁾ Typical values apply at $T_A = 25$ °C.

⁽³⁾ To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 mF) should be connected near the supply terminals.



SWITCHING CHARACTERISTICS

at V_{DD} = 5 V, R_L = 2 k Ω , C_L = 50 pF, T_A = 25°C (unless otherwise noted)

		MEASURED			TL	С77хх		
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d	Delay time	$V_{I(SENSE)} \ge V_{IT+}$	RESET and RESET		1.1	2.1	4.2	ms
t _{PLH}	Propagation delay time, low-to-high-level output		RESET				20	
t _{PHL}	Propagation delay time, high- to-low-level output	SENSE	KESEI	$V_{IH} = V_{IT+} max + 0.2 \text{ V}, V_{IL} = V_{IT-} min - 0.2 \text{ V},$	5			
t _{PLH}	Propagation delay time, low-to-high-level output	SENSE	RESET	$\label{eq:RESIN} \begin{array}{l} \overline{\text{RESIN}} = 0.7 \times \text{V}_{\text{DD}}, \ \text{CONTROL} = 0.2 \times \text{V}_{\text{DD}}, \\ \text{CT} = \text{NC}^{(1)} \end{array}$			5	μs
t _{PHL}	Propagation delay time, high- to-low-level output		KESEI				20	
t _{PLH}	Propagation delay time, low-to-high-level output		RESET				20	μs
t _{PHL}	Propagation delay time, high- to-low-level output	RESIN	KESEI	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.2 \times V_{DD},$ SENSE = V_{IT+} max + 0.2 V,			40	
t _{PLH}	Propagation delay time, low-to-high-level output	RESIN	DECET	CONTROL = $0.2 \times V_{DD}$, CT = $NC^{(1)}$			45	ns
t _{PHL}	Propagation delay time, high- to-low-level output		RESET				20	μs
t _{PLH}	Propagation delay time, low-to-high-level output	CONTROL	DECET	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.2 \times V_{DD},$			38	ns
t _{PHL}	Propagation delay time, high- to-low-level output	CONTROL	RESET	SENSE = V_{IT+} max + 0.2 V, RESIN = 0.7 × V_{DD} , CT = NC ⁽¹⁾			38	ns
	Low-level minimum pulse	SENSE		$V_{IH} = V_{IT+} max + 0.2 \text{ V}, V_{IL} = V_{IT-} min -0.2 \text{ V},$				
	duration to switch RESET and RESET	RESIN		$V_{IL} = 0.2 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$				
t _r	Rise time		RESET	10% to 90%				
t _f	Fall time		and RESET	90% to 10%				

⁽¹⁾ NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



SWITCHING CHARACTERISTICS


at V_{DD} = 5 V, R_L = 2 k Ω , C_L = 50 pF, T_A = 25°C (unless otherwise noted)

		MEASU	RED			TL	TLC77xxM			
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
t _d	Delay time	$V_{I(SENSE)} \ge V_{IT+}$	RESET and RESET	RESIN = 2.7 V, CONTROL = 0.4 V, C_T = 100 nF, See timing diagram	Full range	1.1	2.1	4.2	ms	
			RESET	$V_{IH} = V_{IT+} max + 0.2 V,$	25°C			20		
	Propagation delay	SENSE	KESEI	$V_{IL} = V_{IT-min} - 0.2 V,$	Full range			24	μs	
PLH	time, low-to-high-level output	SENSE	RESET	$\overline{\text{RESIN}} = 2.7 \text{ V, CONTROL} = 0.4 \text{ V,}$	25°C			5		
			RESET	$CT = NC^{(1)}$	Full range			7	μs	
			RESET	$V_{IH} = V_{IT*} max + 0.2 V,$	25°C			5	μs	
	Propagation delay time, high-to-low-level	SENSE	KLOLI	$V_{IL} = V_{IT-min} - 0.2 V,$	Full range			7	μδ	
PHL	output	SENSE	RESET	$\overline{\text{RESIN}} = 2.7 \text{ V, CONTROL} = 0.4 \text{ V,}$	25°C			20	μs	
			RESET	$CT = NC^{(1)}$	Full range			24	μυ	
			RESET	$V_{IH} = 2.7 \text{ V}, V_{II} = 0.4 \text{ V},$	25°C			20	IIIS	
	Propagation delay time, low-to-high-level	RESIN	KESET	SENSE = V_{IT+} max + 0.2 V,	Full range		24 45	μs		
PLH	output	RESIN	RESET	CONTROL = 0.4 V,	25°C			no		
			RESET	$CT = NC^{(1)}$	Full range			65	ns	
			RESET	V _{IH} = 2.7 V, V _{IL} = 0.4 V,	25°C			40	no	
	Propagation delay time, high-to-low-level	RESIN	RESET	SENSE = $V_{\text{IT+}}$ max + 0.2 V,	Full range			60	ns	
PHL	output	KESIN	RESET	CONTROL = 0.4 V,	25°C			20		
			RESET	$CT = NC^{(1)}$	Full range			24	μs	
	Propagation delay				25°C			38		
PLH	time, low-to-high-level output			$V_{IH} = 2.7 \text{ V}, V_{IL} = 0.4 \text{ V},$ SENSE = V_{IT+} max + 0.2 V,	Full range			58	ns	
	Propagation delay	CONTROL	RESET	RESIN = 2.7 V,	25°C			38		
PHL	time, high-to-low-level output			$CT = NC^{(1)}$	Full Range			58	ns	
	Low-level minimum pulse duration	SENSE		$V_{IH} = V_{IT+} max + 0.2 V,$ $V_{IL} = V_{IT-min} - 0.2 V$	Full range	3			μs	
	paiso duration	RESIN		$V_{IL} = 0.4 \text{ V}, V_{IH} = 2.7 \text{ V}$		1				
r	Rise time		RESET	10% to 90%			8			
t _f	Fall time		and RESET	90% to 10%	Full range		4		ns/V	

⁽¹⁾ NC = No capacitor, and includes up to 100-pF probe and jig capacitance.




PARAMETER MEASUREMENT INFORMATION



NOTES: A. For switching characteristics, R_L = 2 k Ω . B. C_L = 50 pF includes jig and probe capacitance.

Figure 1. RESET and RESET Output Configurations

I, Q, and Y suffixed devices



M suffixed devices





Figure 2. Input Pulse Definition Waveforms



TYPICAL CHARACTERISTICS








Figure 4.








TYPICAL CHARACTERISTICS (continued)

INPUT CURRENT INPUT VOLTAGE AT SENSE $V_{DD} = 4.5 V$ CT = Open = 100 pF 6 125°C -55°C II - Input Current - µA 0 -2 125°C -55°C -6 -10 3 5 2 6 V_I - Input Voltage at SENSE - V

Figure 7.





APPLICATION INFORMATION




Figure 9. Reset Controller in a Microcomputer System




Figure 10. Data Retention During Power Down Using Static CMOS RAMs

TLC7701, TLC7725, TLC7703 TLC7733, TLC7705



SLVS087M - DECEMBER 1994-REVISED MARCH 2012

www.ti.com

Cł	nanges from Revision L (February 2003) to Revision M	Pag	J
•	Updated the DRB package Pin Out dimensions and Ordering Information.		





23-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9750901Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9750901Q2A TLC7733 MFKB	Samples
5962-9750901QPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9750901QPA TLC7733M	Samples
5962-9751301Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9751301Q2A TLC7705 MFKB	Samples
5962-9751301QHA	ACTIVE	CFP	U	10	1	TBD	A42	N / A for Pkg Type	-55 to 125	9751301QHA TLC7705M	Samples
5962-9751301QPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9751301QPA TLC7705M	Samples
TLC7701ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7701I	Samples
TLC7701IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7701I	Samples
TLC7701IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7701I	Samples
TLC7701IDRBT-NM	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	7701N	Samples
TLC7701IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7701I	Samples
TLC7701IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC7701IP	Samples
TLC7701IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7701	Samples
TLC7701IPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7701	Samples
TLC7701IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7701	Samples
TLC7701IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7701	Samples





Orderable Device	Status	Package Type		Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC7701QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7701Q	Samples
TLC7701QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7701Q	Samples
TLC7701QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7701Q	Samples
TLC7701QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7701Q	Samples
TLC7701QP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC7701QP	Samples
TLC7701QPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD701	Samples
TLC7701QPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD701	Samples
TLC7701QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD701	Samples
TLC7701QPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD701	Samples
TLC7703ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7703I	Samples
TLC7703IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7703I	Samples
TLC7703IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7703I	Samples
TLC7703IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7703I	Samples
TLC7703IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC7703IP	Samples
TLC7703IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7703	Samples
TLC7703IPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7703	Samples
TLC7703IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7703	Samples
TLC7703IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7703	Samples





Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC7703QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7703Q	Samples
TLC7703QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		C7703Q	Samples
TLC7703QPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD703	Samples
TLC7703QPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD703	Samples
TLC7705ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7705I	Samples
TLC7705IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7705I	Samples
TLC7705IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7705I	Samples
TLC7705IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 85		C7705I	Samples
TLC7705IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type -40 to 85		TLC7705IP	Samples
TLC7705IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC7705IP	Samples
TLC7705IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7705	Samples
TLC7705IPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7705	Samples
TLC7705IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7705	Samples
TLC7705IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7705	Samples
TLC7705MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type -55 to 125		5962- 9751301Q2A TLC7705 MFKB	Sample
TLC7705MJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	TLC7705 MJG	Sample
TLC7705MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9751301QPA TLC7705M	Sample



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC7705MUB	ACTIVE	CFP	U	10	1	TBD	A42	N / A for Pkg Type	-55 to 125	9751301QHA TLC7705M	Samples
TLC7705QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7705Q	Samples
TLC7705QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7705Q	Samples
TLC7705QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7705Q	Samples
TLC7705QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7705Q	Samples
TLC7705QPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD705	Samples
TLC7705QPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD705	Samples
TLC7705QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD705	Samples
TLC7705QPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD705	Samples
TLC7725ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7725I	Samples
TLC7725IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7725I	Samples
TLC7725IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7725I	Samples
TLC7725IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7725I	Samples
TLC7725IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7725	Samples
TLC7725IPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7725	Samples
TLC7725IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7725	Samples
TLC7725QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7725Q	Samples
TLC7725QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7725Q	Samples





Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC7725QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7725Q	Samples
TLC7725QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD725	Samples
TLC7725QPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD725	Samples
TLC7733ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7733I	Samples
TLC7733IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7733I	Samples
TLC7733IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7733I	Samples
TLC7733IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C7733I	Samples
TLC7733IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC7733IP	Samples
TLC7733IPE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLC7733IP	Samples
TLC7733IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7733	Samples
TLC7733IPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Y7733	Samples
TLC7733IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7733	Samples
TLC7733IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7733	Samples
TLC7733MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9750901Q2A TLC7733 MFKB	Samples
TLC7733MJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	TLC7733 MJG	Samples
TLC7733MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9750901QPA TLC7733M	Samples
TLC7733QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7733Q	Samples



PACKAGE OPTION ADDENDUM

23-Aug-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC7733QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7733Q	Samples
TLC7733QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7733Q	Samples
TLC7733QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7733Q	Samples
TLC7733QP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC7733QP	Samples
TLC7733QPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC7733QP	Samples
TLC7733QPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD733	Samples
TLC7733QPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD733	Samples
TLC7733QPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD733	Samples
TLC7733QPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TD733	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

23-Aug-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC77:

Automotive: TLC77-Q1

■ Enhanced Product: TLC77-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Dec-2016


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7701IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7701IDRBT-NM	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLC7701IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7701QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7701QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7703IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7703IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7705IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7705IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7705QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7705QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7725IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7725IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7725QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7725QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7733IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7733IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7733QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Dec-2016

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7733QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLC7733QPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC7701IDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7701IDRBT-NM	SON	DRB	8	250	210.0	185.0	35.0
TLC7701IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7701QDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7701QPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7703IDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7703IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7705IDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7705IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7705QDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7705QPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7725IDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7725IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7725QDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7725QPWR	TSSOP	PW	8	2000	367.0	367.0	35.0




PACKAGE MATERIALS INFORMATION

www.ti.com 22-Dec-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC7733IDR	SOIC	D	8	2500	367.0	367.0	35.0
TLC7733IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TLC7733QDR	SOIC	D	8	2500	367.0	367.0	35.0
TLC7733QDR	SOIC	D	8	2500	367.0	367.0	38.0
TLC7733QPWR	TSSOP	PW	8	2000	367.0	367.0	35.0

U (S-GDFP-F10)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.