

NANOPOWER 1.8-V COMPARATOR WITH VOLTAGE REFERENCE

Check for Samples: [TLV3012A-Q1](#)

FEATURES

- Qualified for Automotive Applications
- Low Quiescent Current = 5 μ A (Max)
- Integrated Voltage Reference = 1.242 V
- Input Common-Mode Range = 200 mV Beyond Rails
- Voltage Reference Initial Accuracy = 1%
- Open-Drain Logic Compatible Output (TLV3011-Q1)
- Push-Pull Output (TLV3012A-Q1)
- Low Supply Voltage = 1.8 V to 5.5 V
- Fast Response Time = 6- μ s Propagation Delay With 100-mV Overdrive (TLV3011-Q1: $R_{PULL-UP}$ = 10 k Ω)

APPLICATIONS


- Battery-Powered Level Detection
- Data Acquisition
- System Monitoring
- Oscillators

DESCRIPTION

The TLV3011-Q1 is a low-power, open-drain output comparator. The TLV3012A-Q1 is a push-pull output comparator. Both feature an uncommitted on-chip voltage reference, have 5- μ A (max) quiescent current, input common-mode range 200 mV beyond the supply rails, and single-supply operation from 1.8 V to 5.5 V. The integrated 1.242-V series voltage reference offers low 100-ppm/ $^{\circ}$ C (max) drift, is stable with up to 10-nF capacitive load, and can provide up to 0.5 mA (typ) of output current.

The TLV3012A-Q1 is available in the SC-70 package. The devices are specified for the temperature range of -40° C to 125° C.

**DCK PACKAGE
(TOP VIEW)**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE ORDERING INFORMATION

Table 1.

T _A	PACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP SIDE MARKING
-40°C TO 125°C	SOT (SC-70), DCK	TLV3011AQDCKRQ1 ⁽²⁾	TBD
	SOT (SC-70), DCK	TLV3012AQDCKRQ1	BPF

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) Product preview device.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

		MIN	MAX	UNIT
Supply voltage			7	V
Signal input terminals	Voltage ⁽²⁾	-0.5	(V+) +0.5	V
	Current ⁽²⁾		±10	mA
Output short circuit ⁽³⁾			Continuous	
Operating temperature range		-40	125	°C
T _{stg} Storage temperature range		-65	150	°C
T _J Junction temperature			150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal.

(3) Short circuit to ground

ELECTRICAL CHARACTERISTICS: $V_S = +1.8\text{ V to }+5.5\text{ V}$
Boldface limits apply over the specified temperature range, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$.

At $T_A = +25^\circ\text{C}$, $V_{OUT} = V_S$, unless otherwise noted; for TLV3011-Q1, $R_{PULL-UP} = 10\text{ k}\Omega$ connected to V_S .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Offset Voltage						
V_{OS}	Input offset voltage	$V_{CM} = 0\text{ V}$, $I_O = 0\text{ V}$		0.5	15	mV
dV_{OS}/dT	Input offset voltage vs temperature	$T_A = -40^\circ\text{C to }125^\circ\text{C}$		± 12		$\mu\text{V}/^\circ\text{C}$
PSRR	Power supply rejection ratio	$V_S = 1.8\text{ V to }5.5\text{ V}$		100	1000	$\mu\text{V}/\text{V}$
Input Bias Current						
I_B	Input bias current	$V_{CM} = V_S/2$		± 10		pA
I_{OS}	Input offset current	$V_{CM} = V_S/2$		± 10		pA
Input Voltage Range						
V_{CM}	Common-mode voltage range		$(V-) - 0.2$		$(V+) + 0.2$	V
CMRR	Common-mode rejection ratio	$V_{CM} = -0.2\text{ V to } (V+) - 1.5\text{ V}$	60	74		dB
		$V_{CM} = -0.2\text{ V to } (V+) + 0.2\text{ V}$	54	62		
Input Impedance						
	Common mode			$10^{13} \parallel 2$		$\Omega \parallel \text{pF}$
	Differential			$10^{13} \parallel 4$		$\Omega \parallel \text{pF}$
Switching Characteristics						
Propagation delay time	Low to high	$f = 10\text{ kHz}$, $V_{STEP} = 1\text{ V}$, input overdrive = 10 mV		12		μs
		$f = 10\text{ kHz}$, $V_{STEP} = 1\text{ V}$, input overdrive = 100 mV		6		
	High to low	$f = 10\text{ kHz}$, $V_{STEP} = 1\text{ V}$, input overdrive = 10 mV		13.5		
		$f = 10\text{ kHz}$, $V_{STEP} = 1\text{ V}$, input overdrive = 100 mV		6.5		
t_r	Rise time	TLV3011-Q1 ⁽¹⁾		See ⁽²⁾		
		TLV3012A-Q1	$C_L = 10\text{ pF}$	100		ns
t_f	Fall time		$C_L = 10\text{ pF}$	100		ns
Output						
V_{OL}	Voltage output low from rail		$V_S = 5\text{ V}$, $I_{OUT} = -5\text{ mA}$	160	200	mV
	Voltage output high from rail	TLV3012A-Q1	$V_S = 5\text{ V}$, $I_{OUT} = 5\text{ mA}$	90	200	mV
	Short-circuit current	TLV3012A-Q1		See Typical Characteristics		
Voltage Reference						
V_{OUT}	Output voltage		1.208	1.242	1.276	V
	Initial accuracy				$\pm 1\%$	
dV_{OUT}/dT	Temperature drift		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	40	100	ppm/ $^\circ\text{C}$
dV_{OUT}/dI_{LOAD}	Load regulation	Sourcing	$0\text{ mA} < I_{SOURCE} \leq 0.5\text{ mA}$	0.36	1	mV/mA
		Sinking	$0\text{ mA} < I_{SINK} \leq 0.5\text{ mA}$	6.6		
I_{LOAD}	Output current			0.5		mA
dV_{OUT}/dV_{IN}	Line regulation		$1.8\text{ V} \leq V_{IN} \leq 5.5\text{ V}$	10	100	$\mu\text{V}/\text{V}$
Noise						
	Reference voltage noise		$f = 0.1\text{ Hz to }10\text{ Hz}$	0.2		mV _{pp}
Power Supply						
V_S	Specified voltage		1.8		5.5	V
	Operating voltage range		1.8		5.5	V
I_Q	Quiescent current		$V_S = 5\text{ V}$, $V_O = \text{High}$	2.8	5	μA
Temperature						
	Operating range		-40		125	$^\circ\text{C}$
	Storage range		-65		150	$^\circ\text{C}$
	Thermal resistance	DCK package		259		$^\circ\text{C}/\text{W}$

(1) Product preview device.

(2) t_r depends on $R_{PULL-UP}$ and C_{LOAD} .

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_S = +1.8\text{ V}$ to $+5.5\text{ V}$, $R_{\text{PULL-UP}} = 10\text{ k}\Omega$, and Input Overdrive = 100 mV, unless otherwise noted.

**QUIESCENT CURRENT
vs
TEMPERATURE**




Figure 1.

**QUIESCENT CURRENT
vs
OUTPUT SWITCHING FREQUENCY**




Figure 2.

**QUIESCENT CURRENT
vs
OUTPUT SWITCHING FREQUENCY**




Figure 3.

**INPUT BIAS CURRENT
vs
TEMPERATURE**




Figure 4.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = +1.8\text{ V}$ to $+5.5\text{ V}$, $R_{\text{PULL-UP}} = 10\text{ k}\Omega$, and Input Overdrive = 100 mV, unless otherwise noted.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = +1.8\text{ V}$ to $+5.5\text{ V}$, $R_{PULL-UP} = 10\text{ k}\Omega$, and Input Overdrive = 100 mV, unless otherwise noted.

PROPAGATION DELAY (t_{PLH})

vs
INPUT OVERDRIVE




Figure 9.

PROPAGATION DELAY (t_{PHL})

vs
INPUT OVERDRIVE




Figure 10.

PROPAGATION DELAY (t_{PLH})

vs
TEMPERATURE




Figure 11.

PROPAGATION DELAY (t_{PHL})

vs
TEMPERATURE




Figure 12.

PROPAGATION DELAY (t_{PLH})




Figure 13.

PROPAGATION DELAY (t_{PHL})




Figure 14.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = +1.8\text{ V to }+5.5\text{ V}$, $R_{\text{PULL-UP}} = 10\text{ k}\Omega$, and Input Overdrive = 100 mV, unless otherwise noted.

PROPAGATION DELAY (t_{PLH})




Figure 15.

PROPAGATION DELAY (t_{PHL})




Figure 16.

**REFERENCE VOLTAGE
vs
OUTPUT LOAD CURRENT (SOURCING)**




Figure 17.

**REFERENCE VOLTAGE
vs
OUTPUT LOAD CURRENT (SINKING)**




Figure 18.

**REFERENCE VOLTAGE
vs
TEMPERATURE**




Figure 19.

**SHORT-CIRCUIT CURRENT
vs
SUPPLY VOLTAGE**





Figure 20.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_S = +1.8\text{ V to }+5.5\text{ V}$, $R_{\text{PULL-UP}} = 10\text{ k}\Omega$, and Input Overdrive = 100 mV, unless otherwise noted.



APPLICATION INFORMATION

The TLV3011-Q1 is a low-power, open-drain comparator with on-chip 1.242-V series reference. The open-drain output allows multiple devices to be driven by a single pullup resistor to accomplish an OR function, making the TLV3011-Q1 useful for logic applications.


The TLV3012A-Q1 comparator with on-chip 1.242-V series reference has a push-pull output stage optimal for reduced power budget applications and features no shoot-through current.

A typical supply current of 2.8 μA and small packaging combine with 1.8-V supply requirements to make the TLV3011-Q1 and TLV3012A-Q1 optimal for battery and portable designs.

Board Layout

Typical connections for the TLV3011-Q1 and TLV3012A-Q1 are shown in [Figure 22](#). The TLV3011-Q1 is an open-drain output device. A pull-up resistor must be connected between the comparator output and supply to enable operation.

To minimize supply noise, power supplies should be capacitively decoupled by a 0.01- μF ceramic capacitor in parallel with a 1- μF electrolytic capacitor. Comparators are sensitive to input noise and precautions such as proper grounding (use of ground plane), supply bypassing, and guarding of high-impedance nodes minimize the effects of noise and help to ensure specified performance.



(1) Use $R_{\text{PULL-UP}}$ with TLV3011-Q1 only.

Figure 22. Basic Connections of the TLV3011-Q1 and TLV3012A-Q1


Open-Drain Output (TLV3011-Q1)

The open-drain output of the TLV3011-Q1 is useful in logic applications. The value of the pull-up resistor and supply voltage used affects current consumption because of the additional current drawn when the output is in a low state. This effect can be seen in [Figure 3](#).

External Hysteresis

Comparator inputs have no noise immunity within the range of specified offset voltage (± 12 mV). For noisy input signals, the comparator output may display multiple switching as input signals move through the switching threshold. The typical comparator threshold of the TLV3011-Q1 and TLV3012A-Q1 is ± 0.5 mV. To prevent multiple switching within the comparator threshold of the TLV3011-Q1 or TLV3012A-Q1, external hysteresis may be added by connecting a small amount of feedback to the positive input. Figure 23 shows a typical topology used to introduce hysteresis, described by this equation:

$$V_{\text{HYST}} = \frac{V_+ \times R_1}{R_1 + R_2}$$



(1) Use $R_{\text{PULL-UP}}$ with TLV3011-Q1 only.

Figure 23. Adding Hysteresis


V_{HYST} sets the value of the transition voltage required to switch the comparator output by increasing the threshold region, thereby reducing sensitivity to noise.

Applications

Battery-Level Detect

The low power consumption and 1.8-V supply voltage of the TLV3011-Q1 make it an excellent candidate for battery-powered applications. Figure 24 shows the TLV3011-Q1 configured as a low battery level detector for a 3-V battery.

$$\text{Battery Okay trip voltage} = 1.242 \frac{R_1 + R_2}{R_2}$$




When the battery voltage drops below 1.9 V, the Battery Okay output goes low.

(1) Use $R_{\text{PULL-UP}}$ with TLV3011-Q1 only.

Figure 24. TLV3011-Q1 Configured as Low Battery Level Detector

Power-On Reset

The reset circuit shown in [Figure 25](#) provides a time-delayed release of reset to the [MSP430 microcontroller](#). Operation of the circuit is based on a stabilization time constant of the supply voltage, rather than on a predetermined voltage value. The negative input is a reference voltage created by the internal voltage reference. The positive input is an RC circuit that provides a power-up delay. When power is applied, the output of the comparator is low, holding the processor in the reset condition. Only after allowing time for the supply voltage to stabilize does the positive input of the comparator become higher than the negative input, resulting in a high output state, releasing the processor for operation. The stabilization time required for the supply voltage is adjustable by the selection of the RC component values. Use of a lower-valued resistor in this portion of the circuit does not increase current consumption, because no current flows through the RC circuit after the supply has stabilized.



(1) Use $R_{PULL-UP}$ with TLV3011-Q1 only.

Figure 25. TLV3011-Q1 or TLV3012A-Q1 Configured as Power-Up Reset Circuit for the MSP430

The reset delay needed depends on the power-up characteristics of the system power supply. R_1 and C_1 are selected to allow enough time for the power supply to stabilize. D_1 provides rapid reset if power is lost. In this example, the $R_1 \times C_1$ time constant is 10 ms.

Relaxation Oscillator

The TLV3012A-Q1 can be configured as a relaxation oscillator to provide a simple and inexpensive clock output (see [Figure 26](#)). The capacitor is charged at a rate of $T = 0.69RC$ and discharges at a rate of $0.69RC$. Therefore, the period is $T = 1.38RC$. R_1 may be a different value than R_2 .




Figure 26. TLV3012A-Q1 Configured as Relaxation Oscillator

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TLV3012AQDCKRQ1	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BPF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3012-Q1 :

- Catalog: [TLV3012](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3012AQDCKRQ1	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3012AQDCKRQ1	SC70	DCK	6	3000	203.0	203.0	35.0

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.

DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.