





TMP20

SBOS466A - DECEMBER 2009-REVISED OCTOBER 2017

TMP20 ±2.5°C Low-Power, Analog Out Temperature Sensor

1 Features

Texas

INSTRUMENTS

- ±2.5°C Accuracy from -55°C to +130°C
- Supply Voltage Range: 1.8 V to 5.5 V
- Low Power: 4 µA (Maximum)
- MicroSize Packages: SOT-563, SC70-5
- SC70 Pin-Compatible With LM20

2 Applications

- Cell Phones
- Desktop and Notebook Computers
- Portable Devices
- Consumer Electronics
- Battery Management
- Power Supplies
- HVAC
- Thermal Monitoring
- Disk Drives
- Appliances and White Goods
- Automotive

3 Description

The TMP20 device is a CMOS, precision analog output temperature sensor available in the tiny SOT-563 package. The TMP20 operates from -55° C to +130°C on a supply voltage of 2.7 V to 5.5 V with a supply current of 4 µA. Operation as low as 1.8 V is possible for temperatures between 15°C and 130°C. The linear transfer function has a slope of -11.77 mV/°C (typical) and an output voltage of 1.8639 V (typical) at 0°C. The TMP20 has a ±2.5°C accuracy across the entire specified temperature range of -55° C to +130°C.

Support &

Community

20


The 4- μ A (maximum) supply current of the TMP20 limits self-heating of the device to less than 0.01°C. When V+ is less than 0.5 V, the device is in shutdown mode and consumes less than 20 nA (typical).

The TMP20 is available in a 5-lead SC70 or 6-lead SOT-563 package that reduces the overall required board space.


| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | | | |
|-------------|-------------|-------------------|--|--|--|--|--|
| TMD20 | SOT-563 (6) | 1.60 mm × 1.20 mm | | | | | |
| TMP20 | SC70 (5) | 2.00 mm × 1.25 mm | | | | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Device Quiescent Current Over Temperature



Device Block Diagram



Device Information⁽¹⁾

TEXAS INSTRUMENTS

www.ti.com

Page

Table of Contents

| 1 | Feat | tures 1 |
|---|------|------------------------------------|
| 2 | Арр | lications 1 |
| 3 | Des | cription1 |
| 4 | | ision History 2 |
| 5 | Pin | Configuration and Functions 3 |
| 6 | Spe | cifications 4 |
| | 6.1 | Absolute Maximum Ratings 4 |
| | 6.2 | ESD Ratings 4 |
| | 6.3 | Recommended Operating Conditions 4 |
| | 6.4 | Thermal Information 4 |
| | 6.5 | Electrical Characteristics 5 |
| 7 | Тур | ical Characteristics6 |
| 8 | Deta | ailed Description 8 |
| | 8.1 | Overview 8 |
| | 8.2 | Functional Block Diagram 8 |
| | 8.3 | Feature Description9 |
| | | |

| | 8.4 | Device Functional Modes 1 | 0 |
|----|-------|-----------------------------------|---|
| 9 | App | lication and Implementation1 | 1 |
| | 9.1 | Application Information 1 | 1 |
| | 9.2 | Typical Application 1 | 2 |
| 10 | Pow | ver Supply Recommendations 1 | 3 |
| 11 | Laye | out1 | 3 |
| | 11.1 | Layout Guidelines 1 | 3 |
| | 11.2 | Layout Example 1 | 3 |
| 12 | Dev | ice and Documentation Support1 | 4 |
| | 12.1 | Device Support 1 | 4 |
| | 12.2 | Community Resources 1 | 6 |
| | 12.3 | Trademarks 1 | 6 |
| | 12.4 | Licencedale Dicental ge Catalon | |
| | 12.5 | Glossary1 | 6 |
| 13 | | hanical, Packaging, and Orderable | |
| | Infor | mation 1 | 7 |
| | | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (December 2009) to Revision A

| • | Updated data sheet formatting and content to latest TIS documentation and translation standards | . 1 |
|---|--|-----|
| • | Added body size information to Device Information section | . 1 |
| • | Updated Device Block Diagram | |
| • | Updated Device Quiescent Current Over Temperature | |
| • | Reformatted Absolute Maximum Ratings table | 4 |
| • | Changed Thermal Information table and added thermal information | . 4 |
| • | Changed minimum temperature sensitivity value from -11.4 mV/°C to -12.2 mV/°C in Electrical Characteristics table | . 5 |
| • | Changed maximum temperature sensitivity value from -12.2 mV/°C to -11.4 mV/°C in Electrical Characteristics table | . 5 |
| • | Updated Figure 1 | 6 |
| • | Updated Figure 3 | |
| • | Updated Figure 7 | |
| • | Added Functional Block diagram, key graphics on front page, typical application schematic, application curves, and | |
| | updated layout images | 8 |
| • | Reformatted equations in Transfer Function section | 9 |
| • | Corrected Equation 2 in Transfer Function section | |
| • | Added copyright notices to Figure 15 and Figure 16 | 14 |



TMP20

5 Pin Configuration and Functions



NC- no internal connection

Pin Functions

| | PIN | | | | | | | |
|------------------|------------------------------|---|-----|--|--|--|--|--|
| NAME | DRL (SOT- 563) DCK (SC70) | | I/O | DESCRIPTION | | | | |
| GND | 6 | 5 | | Ground pin | | | | |
| NC | 1 | 1 | _ | This pin must be grounded or left floating. See <i>Layout Example</i> for more information. | | | | |
| NC / GND | 2, 5 | 2 | _ | This pin must be grounded or left floating. For best thermal response, connect to GND plane. See <i>Layout Example</i> for more information. | | | | |
| V _{OUT} | 3 | 3 | 0 | Analog output | | | | |
| V+ | 4 | 4 | Ι | Positive supply voltage | | | | |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | MIN | MAX | UNIT |
|---|-----|-----|------|
| Supply voltage, V+ | | 7 | V |
| Operating temperature | -55 | 150 | °C |
| Junction temperature, T _{J(max)} | | 150 | °C |
| Storage temperature, T _{stg} | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V _(ESD) | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±4000 | |
| | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 | ±1000 | V |
| | | Machine model (MM) | ±200 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|----------------|-----------------------------|-----|-----|------|
| V_{DD} | Supply voltage range | 1.8 | 5.5 | V |
| T _A | Specified temperature range | -55 | 130 | °C |

6.4 Thermal Information

| | | тм | | |
|-----------------------|--|--------------|------------|------|
| | THERMAL METRIC ⁽¹⁾ | DRL (SOT563) | DCK (SC70) | UNIT |
| | | 6 PINS | 5 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 238 | 185 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 253 | 263.3 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 126.4 | 76.2 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 126 | 51.3 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 13 | 1.1 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 125.9 | 50.6 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|--|---|--------|-------|-------|
| тем | PERATURE MEASUREMENT ⁽¹⁾ | I | | | | |
| | Accuracy ⁽²⁾ | T _A = -55°C to 130°C | -2.5 | | 2.5 | °C |
| | | V+ = 1.8 V to 5.5 V T _A = 15°C to 130°C | -0.05 | | 0.05 | °C/V |
| | vs supply | V+ = 2.7 V to 5.5 V T _A = -50°C to 130°C | -0.05 | | 0.05 | °C/V |
| | Temperature sensitivity (3) | $T_{A} = -30^{\circ}C$ to $100^{\circ}C$ | -12.2 | -11.77 | -11.4 | mV/°C |
| | | $T_A = 0^{\circ}C$ | | 1863.9 | | |
| | Output voltage (*) | $T_A = 25^{\circ}C$ | | 1574 | | mV |
| | Nonlinearity ⁽⁵⁾ | $-20^{\circ}C \le T_A \le 80^{\circ}C$ | -55°C to 130°C -2.5 2.5 1.8 V to 5.5 V -0.05 0.05 15°C to 130°C -0.05 0.05 -50°C to 130°C -12.2 -11.77 -11.4 -30°C to 100°C -12.2 -11.77 -11.4 mV 0°C 1863.9 m m mV 25°C 1574 m m m 0°C 1863.9 m m m 25°C 1574 m m m 0°C ±0.4% m m m 0µA ≤ I _{LOAD} ≤ 600 µA 10 m m m -55°C to 130°C 2.7 5.5 5.5 5.5 15°C to 130°C 2.7 5.5 5.5 5.5 5.5 V 2.6 4 µ µ -55°C to 130°C -55 130 m 1 -55°C to 130°C -55 130 m 1 -55°C to 130°C -55 130 m 1 -55°C to 130°C -55 130 m 1 | | | |
| ANA | LOG OUTPUT | I | | | | |
| | Output resistance | –600 μA ≤ I _{LOAD} ≤ 600 μA | | 10 | | Ω |
| | Load regulation | –600 μA ≤ I _{LOAD} ≤ 600 μA | | 6 | | mV |
| | Maximum capacitive load | | 1 | | | nF |
| POW | VER SUPPLY | I | | | | |
| | | T _A = -55°C to 130°C | 2.7 | | 5.5 | |
| VS | Specified voltage | $T_A = 15^{\circ}C \text{ to } 130^{\circ}C^{(6)}$ | 1.8 | | 5.5 | V |
| $ \frac{\text{Accuracy}^{(2)}}{\text{vs supply}} \begin{array}{c c c c c } \hline T_{A} = -55^{\circ}\text{C to } 130^{\circ}\text{C} & -2.5 & 2.5 \\ \hline V_{A} = 1.8 \ V \text{ to } 5.5 \ V \\ \hline T_{A} = 15^{\circ}\text{C to } 130^{\circ}\text{C} & -0.05 & 0.05 \\ \hline V_{H} = 2.7 \ V \text{ to } 5.5 \ V \\ \hline T_{A} = -50^{\circ}\text{C to } 130^{\circ}\text{C} & -12.2 & -11.77 & -11.4 \\ \hline \text{Output voltage} \ (^{4)} & \hline T_{A} = -30^{\circ}\text{C to } 100^{\circ}\text{C} & -12.2 & -11.77 & -11.4 \\ \hline \text{Output voltage} \ (^{4)} & \hline T_{A} = 25^{\circ}\text{C} & 130^{\circ}\text{C} & 1863.9 \\ \hline T_{A} = 25^{\circ}\text{C} & 1874 & \hline \\ \text{Nonlinearity} \ (^{5)} & -20^{\circ}\text{C s } T_{A} \leq 80^{\circ}\text{C} & \pm0.4\% & \hline \\ \text{ANALOG OUTPUT} & & & \\ \hline \text{Output resistance} & -600 \ \mu\text{A} \leq I_{\text{LOAD}} \leq 600 \ \mu\text{A} & 10 & \hline \\ \text{Load regulation} & -600 \ \mu\text{A} \leq I_{\text{LOAD}} \leq 600 \ \mu\text{A} & 6 & \hline \\ \hline \text{Maximum capacitive load} & & 1 & \hline \\ \hline \text{POWER SUPPLY} & & & \\ \hline V_{S} & \text{Specified voltage} & \hline T_{A} = -55^{\circ}\text{C to } 130^{\circ}\text{C} & 2.7 & 5.5 \\ \hline T_{A} = 15^{\circ}\text{C to } 130^{\circ}\text{C} \ & 1.8 & 5.5 \\ \hline \hline \text{V}_{A} = 25^{\circ}\text{C} & & 2.6 & 4 \\ \hline \text{Over temperature} & V_{H} = 5.5 \ V \\ \hline T_{A} = -55^{\circ}\text{C to } 130^{\circ}\text{C} \ & 2.6 & 4 \\ \hline \text{Over temperature} & V_{H} = 5.5 \ V \\ \hline T_{A} = -55^{\circ}\text{C to } 130^{\circ}\text{C} \ & 2.6 & 4 \\ \hline \text{IEMPERATURE RANGE} & \hline \\ \hline \text{TEMPERATURE RANGE} & \hline \\ \hline \text{A}_{A} = 15^{\circ}\text{C to } 130^{\circ}\text{C} \ & 15 \ & 130 \\ \hline \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ V \ & -55 \ & 150 \\ \hline \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \ \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \ \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \ \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \ \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \ \ \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \ \ \ \text{Operating range} & V_{H} = 2.7 \ V \text{ to } 5.5 \ & -55 \ & 150 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$ | | 2.6 | 4 | μA | | |
| | μA | | | | | |
| SD | Shutdown current | V+ < 0.5 V | | 20 | | nA |
| ТЕМ | PERATURE RANGE | | | | | |
| | | $T_A = -55^{\circ}C$ to $130^{\circ}C$ | -55 | | 130 | °C |
| | Specified operating | $T_A = 15^{\circ}C$ to $130^{\circ}C^{(6)}$ | 15 | | 130 | °C |
| | Operating range | V+ = 2.7 V to 5.5 V | -55 | | 150 | °C |
| | The second second second | SC70 | | 185 | | °C/W |
| JA | I nermal resistance | SOT-563 | | 238 | | °C/W |
| | | SC70 | | | 0.01 | °C |
| | PERATURE RANGE Specified operating Operating range Thermal resistance | SOT-563 | | | 0.01 | °C |

(1) 100% production tested at $T_A = 25$ °C. Specifications over temperature range are assured by design. (2) Power-supply rejection is encompassed in the accuracy specification.

(3) (4) Temperature sensitivity is the average slope to the equation $V_O = (-11.77 \times T) + 1.860 V$.


 V_{OUT} is calculated from temperature with the following equation: $V_0 = (-3.88 \times 10^{-6} \times T^2) + (-1.15 \times 10^{-2} \times T) + 1.8639 \text{ V},$ where T is in °C.

Nonlinearity is the deviation of the calculated output voltage from the best fit straight line. (5)

(6) The TMP20 transfer function requires the output voltage to rise above the 1.8-V supply as the temperature decreases below 15°C. When operating at a 1.8-V supply, it is normal for the TMP20 output to approach 1.8 V and remain at that voltage as the temperature continues to decrease below 15°C. This condition does not damage the device. Once the temperature rises above 15°C, the output voltage resumes changing as the temperature changes, according to the transfer function specified in this document. For more information about the transfer function, see Transfer Function .




7 Typical Characteristics





SBOS466A - DECEMBER 2009-REVISED OCTOBER 2017






8 Detailed Description

8.1 Overview

The TMP20 device is a precision analog output temperature sensor. The temperature range of operation is -55° C to $+130^{\circ}$ C with supply voltages of 2.7 V to 5.5 V. The TMP20 operates from power-supply voltages as low as 1.8 V over a temperature range of 15° C to 130° C.

TI recommends power supply bypassing; use a 100-nF capacitor placed as closely as possible to the supply pin.

8.2 Functional Block Diagram





SBOS466A - DECEMBER 2009-REVISED OCTOBER 2017

www.ti.com

8.3 Feature Description

8.3.1 Transfer Function

The analog output of the TMP20 over the -55° C to $+130^{\circ}$ C temperature range corresponds to the parabolic transfer function shown in Equation 1:

$$V_{OUT} = \left(-3.88 \times 10^{-6} \times T^2\right) + \left(-1.15 \times 10^{-2} \times T\right) + 1.8639 \text{ V}$$

Where:

• the temperature (T) is in °C.

When solving for temperature, the equation is shown as Equation 2:

$$T = -1481.96 + \sqrt{2.1962 \times 10^6 + \frac{(1.8639 - V_0)}{3.88 \times 10^{-6}}}$$
(2)

These equations apply over the entire operating range of -55°C to +130°C.

A simplified linear transfer function referenced at 25°C is shown in Equation 3: $V_{OUT} = -11.69 \text{ mV} / ^{\circ}\text{C} \times \text{T} + 1.8863 \text{ V}$

(3)

(1)

TMP20

Linear transfer functions are calculated for limited temperature ranges by calculating the slope and offset for that limited range, where slope is calculated by Equation 4:

 $m = -7.76 \times 10^{-6} \times T - 0.0115$

Where:

• T equals the temperature at the middle of the temperature range of interest (4)

The offset in the linear transfer function is calculated with Equation 5:

$$b = \left(V_{OUT}\left(T_{MAX}\right) + V_{OUT}\left(T\right) - m \times \left(T_{MAX} + T\right)\right) / 2$$

where

• V_{OUT}(T_{MAX}) is the calculated output voltage at T_{MAX} as determined from Equation 1. (5)

V_{OUT}(T) is the calculated output voltage at T as calculated by Equation 1.

8.3.1.1 Example 1

Determine the linear transfer function for -40°C to +110°C.

 $T_{MIN} = -40$ °C; $T_{MAX} = 110$ °C; therefore, T = 35°C

m = -11.77mV/°C V_{OUT} (110°C) = 0.5520 V V_{OUT} (35°C) = 1.4566 V b = 1.8576 V

The linear transfer function for -40° C to $+110^{\circ}$ C is shown in Equation 6: $V_{OUT} = -11.77 \text{ mV} / ^{\circ}$ C \times T + 1.8576 V SBOS466A – DECEMBER 2009 – REVISED OCTOBER 2017

www.ti.com

Feature Description (continued)

Table 1 lists common temperature ranges of interest and the corresponding linear transfer functions for these ranges. Note that the error (maximum deviation) of the linear equation from the parabolic equation increases as the temperature ranges widen.

| TEMPERAT | URE RANGE | | MAXIMUM DEVIATION OF LINEAR | | |
|-----------------------|-----------------------|--|--|--|--|
| T _{MIN} (°C) | T _{MAX} (°C) | LINEAR EQUATION (V) | EQUATION FROM PARABOLIC EQUATION (°C) | | |
| -55 | 130 | V _{OUT} = -11.79 mV/°C × T + 1.8528 | ±1.41 | | |
| -40 | 110 | V _{OUT} = -11.77 mV/°C × T + 1.8577 | ±0.93 | | |
| -30 | 100 | V _{OUT} = -11.77 mV/°C × T + 1.8605 | ±0.70 | | |
| -40 | 85 | V _{OUT} = -11.67 mV/°C × T + 1.8583 | ±0.65 | | |
| -10 | 65 | V _{OUT} = -11.71 mV/°C × T + 1.8641 | ±0.23 | | |
| 35 | 45 | V _{OUT} = -11.81 mV/°C × T + 1.8701 | ±0.004 | | |
| 20 | 30 | V _{OUT} = -11.69 mV/°C × T + 1.8663 | ±0.004 | | |

Table 1. Common Temperature Ranges and Corresponding Linear Transfer Functions

8.4 Device Functional Modes

The singular functional mode of the TMP20 is an analog output inversely proportional to temperature.



9 Application and Implementation


NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Output Drive and Capacitive Loads

When used in noisy environments, adding a capacitor from the output to ground with a series resistor filters the TMP20 output; this configuration is shown in Figure 11. The TMP20 can drive up to 1 nF of load capacitance while sourcing and sinking 600 μ A. Under this condition, capacitive loads in the range of 1 nF to 10 μ F require a 150- Ω series output resistor to achieve a stable temperature measurement. The output impedance of the TMP20 is typically 10 Ω when sinking currents and less than 1 Ω when sourcing current, as shown in Figure 1.





Copyright © 2017, Texas Instruments Incorporated

(1) A series resistor (R) may be required depending upon the amount of capacitance (C) and the amount of source and sink current drawn from the output of the TMP20.


Figure 11. TMP20 Output Filtering



NSTRUMENTS

EXAS

9.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 12. Suggested Connections to a MCU ADC

9.2.1 Design Requirements


ADCs that are found in microcontrollers (such as the MSP430 line of microcontrollers) take charge during the sampling phase. A high sampling frequency results in too much charge pulled into the ADC and sags the output voltage of the TMP20, which results in a reading that is hotter than normal. To mitigate this, place a capacitor (C_F) between the TMP20 and the ADC. The capacitor functions as a charge reservoir.

9.2.2 Detailed Design Procedure

The size of C_F depends on the size of the internal sampling capacitor and the sampling frequency. The charge requirements may vary because not all ADCs have identical input stages. This general ADC application is shown as an example only.

9.2.3 Application Curves

Figure 13 shows the quiescent current versus temperature.





10 Power Supply Recommendations

The low supply current and supply range of 1.8 V to 5.5 V enable the TMP20 to be powered from multiple supply sources.

Power supply bypassing is optional and is typically dependent on the noise of the power supply. In noisy systems, adding bypass capacitors may be necessary to decrease the noise that couples to the output of the TMP20.

11 Layout

11.1 Layout Guidelines

The substrate on the TMP20AIDCK package is directly connected through conductive epoxy to the flag that connects pin 2 on the lead frame. Consequently, pin 2 is the best lead for a conductive thermal connection to the TMP20 die. The optimal electrical connection for this pin is ground (GND).

CAUTION


Do not attempt to connect pin 2 (DCK package) to any electrical potential other than ground.

If it is not possible to connect pin 2 to ground, it is possible to electrically isolate this pin (that is, leave it floating). Take care when electrically isolating this pin because any noise or electromagnetic interference or radio frequency interference (EMI or RFI) spikes that couple in through this pin can cause erroneous temperature results.

shows a proper layout of the TMP20 with correct electrical and thermal connections to pin 2.

11.2 Layout Example

Figure 14 shows a layout of the TMP20 with proper electrical and thermal connections to pin 2.





12 Device and Documentation Support

12.1 Device Support

12.1.1 TINA-TI (Free Download Software)

TINA is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully functional version of the TINA software, preloaded with a library of macromodels in addition to a range of passive and active models. It provides all the conventional dc, transient, and frequency domain analysis of SPICE and additional design capabilities.


Available as a free download from the WEBENCH[®] Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways.

Virtual instruments offer users the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Figure 15 and Figure 16 show example TINA-TI circuits for the TMP20 that can develop, modify, and assess the circuit design for specific applications. Links to download these simulation files are given below.

12.1.1.1 Using TINA-TI SPICE-Based Analog Simulation Program with the TMP20

NOTE These files require that the TINA software (from DesignSoft) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.



Note: The TMP20 TINA model is preliminary only.

Figure 15. Analog Temperature Switch


To download a compressed file that contains the TINA-TI simulation file for this circuit, visit the WEBENCH[®] Design Center.

FXAS



SBOS466A – DECEMBER 2009 – REVISED OCTOBER 2017

Device Support (continued)



- (1) The TMP20 TINA model is preliminary only.
- (2) Parameters and definitions:
 - a. T_{object} = Temperature of the object to be cooled (in °C)
 - b. V_{set} = Voltage that corresponds to the desired output temperature from the TMP20
 - c. VTEMP = Voltage output of the TMP20
 - d. Hotplate = TEC plate on opposite side of object
 - e. Coldplate = TEC plate in contact with object
- (3) In this configuration, the TEC driver can cool to $-T^{\circ}C$ and heating to 41°C; the V_{set} range is 1.38 V to 1.95 V. The OPA569 device outputs = ±1.65 A, ±0.5 V to ±4.5 V. The 10-M Ω resistors are for TINA convergence.
- (4) For convergence in TINA software: In Analysis/Set Analysis Parameters menu, set *shunt conductance* = 1 p.

Figure 16. Thermoelectric Cooler

To download a compressed file that contains the TINA-TI simulation file for this circuit, see Thermoelectric Cooler.



Device Support (continued)

12.1.2 Development Support

WEBENCH® Design Center

TINA-TI folder

Analog Temperature Switch

Thermoelectric Cooler

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



4-May-2017

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|----------------------------|--------------------|--------------|-------------------------|---------|
| TMP20AIDCKR | ACTIVE | SC70 | DCK | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU NIPDAUAG | Level-1-260C-UNLIM | -55 to 125 | ODB | Samples |
| TMP20AIDCKT | ACTIVE | SC70 | DCK | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU CU NIPDAUAG | Level-1-260C-UNLIM | -55 to 125 | ODB | Samples |
| TMP20AIDRLR | ACTIVE | SOT-5X3 | DRL | 6 | 4000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | ODA | Samples |
| TMP20AIDRLT | ACTIVE | SOT-5X3 | DRL | 6 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | ODA | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



4-May-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nomina | | | | | | | | | | | | |
|----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| TMP20AIDCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TMP20AIDCKR | SC70 | DCK | 5 | 3000 | 180.0 | 8.4 | 2.47 | 2.3 | 1.25 | 4.0 | 8.0 | Q3 |
| TMP20AIDCKT | SC70 | DCK | 5 | 250 | 180.0 | 8.4 | 2.47 | 2.3 | 1.25 | 4.0 | 8.0 | Q3 |
| TMP20AIDCKT | SC70 | DCK | 5 | 250 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TMP20AIDRLR | SOT-5X3 | DRL | 6 | 4000 | 180.0 | 9.5 | 1.78 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |
| TMP20AIDRLR | SOT-5X3 | DRL | 6 | 4000 | 180.0 | 8.4 | 1.98 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |
| TMP20AIDRLT | SOT-5X3 | DRL | 6 | 250 | 180.0 | 9.5 | 1.78 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |
| TMP20AIDRLT | SOT-5X3 | DRL | 6 | 250 | 180.0 | 8.4 | 1.98 | 1.78 | 0.69 | 4.0 | 8.0 | Q3 |

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Sep-2017



| *All dimensions are nominal | | | | | | | |
|-----------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| TMP20AIDCKR | SC70 | DCK | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TMP20AIDCKR | SC70 | DCK | 5 | 3000 | 202.0 | 201.0 | 28.0 |
| TMP20AIDCKT | SC70 | DCK | 5 | 250 | 202.0 | 201.0 | 28.0 |
| TMP20AIDCKT | SC70 | DCK | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TMP20AIDRLR | SOT-5X3 | DRL | 6 | 4000 | 184.0 | 184.0 | 19.0 |
| TMP20AIDRLR | SOT-5X3 | DRL | 6 | 4000 | 202.0 | 201.0 | 28.0 |
| TMP20AIDRLT | SOT-5X3 | DRL | 6 | 250 | 184.0 | 184.0 | 19.0 |
| TMP20AIDRLT | SOT-5X3 | DRL | 6 | 250 | 202.0 | 201.0 | 28.0 |

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.


🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated