- Highest Performance Floating-Point Digital Signal Processor (DSP) TMS320C6701
- 8.3-, 6.7-, 6-ns Instruction Cycle Time
- 120-, 150-, 167-MHz Clock Rate
- Eight 32-Bit Instructions/Cycle
- 1 GFLOPS
- TMS320C6201 Fixed-Point DSP Pin-Compatible
- Velociti ${ }^{\text {TM }}$ Advanced Very Long Instruction Word (VLIW) C67x CPU Core
- Eight Highly Independent Functional Units:
- Four ALUs (Floating- and Fixed-Point)
- Two ALUs (Fixed-Point)
- Two Multipliers (Floating- and Fixed-Point)
- Load-Store Architecture With 32 32-Bit General-Purpose Registers
- Instruction Packing Reduces Code Size
- All Instructions Conditional
- Instruction Set Features
- Hardware Support for IEEE

Single-Precision Instructions

- Hardware Support for IEEE Double-Precision Instructions
- Byte-Addressable (8-, 16-, 32-Bit Data)
- 8-Bit Overflow Protection
- Saturation
- Bit-Field Extract, Set, Clear
- Bit-Counting
- Normalization
- 1M-Bit On-Chip SRAM
- 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
- 512K-Bit Dual-Access Internal Data (64K Bytes)
- 32-Bit External Memory Interface (EMIF)
- Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
- Glueless Interface to Asynchronous Memories: SRAM and EPROM
- 52M-Byte Addressable External Memory Space
- Four-Channel Bootloading

Direct-Memory-Access (DMA) Controller
With an Auxiliary Channel

GJC (352-PIN BGA) PACKAGE
(BOTTOM VIEW)


- 16-Bit Host-Port Interface (HPI) - Access to Entire Memory Map
- Two Multichannel Buffered Serial Ports (McBSPs)
- Direct Interface to T1/E1, MVIP, SCSA Framers
- ST-Bus-Switching Compatible
- Up to 256 Channels Each
- AC97-Compatible
- Serial-Peripheral-Interface (SPI) Compatible (Motorola ${ }^{\text {TM }}$ )
- Two 32-Bit General-Purpose Timers
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- IEEE-1149.1 (JTAG†) Boundary-Scan-Compatible
- 352-Pin Ball Grid Array (BGA) Package (GJC Suffix)
- $0.18-\mu \mathrm{m} / 5$-Level Metal Process
- CMOS Technology
- 3.3-V I/Os, $1.8-\mathrm{V}$ Internal ( $120-$, 150-MHz)
- 3.3-V I/Os, 1.9-V Internal ( $167-\mathrm{MHz}$ Only)

[^0]
## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS067F - MAY 1998 - REVISED MARCH 2004

| Table of Contents |  |  |
| :---: | :---: | :---: |
| GJC BGA package (bottom view) . . . . . . . . . . . . . . . . . . . 1 | parameter measurement information | 31 |
| description ........................................... 2 | signal-transition levels | 31 |
| device characteristics ................................... . . 3 | input and output clocks | 32 |
| functional block and CPU diagram ...................... . 4 | asynchronous memory timing | 35 |
| CPU description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 | synchronous-burst memory timing | 37 |
| signal groups description ............................... 7 | synchronous DRAM timing | 41 |
| signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 | $\overline{\mathrm{HOLD}} / \overline{\mathrm{HOLDA}}$ timing | 45 |
| development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 | reset timing | 46 |
| documentation support . . . . . . . . . . . . . . . . . . . . . . . . . . 23 | external interrupt timing | 48 |
| clock PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 | host-port interface timing | 49 |
| power-down logic mode ............................... 26 | multichannel buffered serial port timing | 52 |
| absolute maximum ratings over operating case temperature range ................................... . 29 | DMAC, timer, power-down timing | 63 65 |
| recommended operating conditions ................... 29 | mechanical data.... | 66 |
| electrical characteristics over recommended ranges of supply voltage and operating case temperature .... 30 | revision history | 67 |

## description

The TMS320C67x DSPs are the floating-point DSP family in the TMS320C6000TM DSP platform. The TMS320C6701 (C6701) device is based on the high-performance, advanced VelociTl very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP an excellent choice for multichannel and multifunction applications. With performance of up to 1 giga floating-point operations per second (GFLOPS) at a clock rate of 167 MHz , the C6701 offers cost-effective solutions to high-performance DSP programming challenges. The C6701 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32 -bit word length and eight highly independent functional units. The eight functional units provide four floating-fixed-point ALUs, two fixed-point ALUs, and two floating-ffixed-point multipliers. The C6701 can produce two multiply-accumulates (MACs) per cycle for a total of 334 million MACs per second (MMACS). The C6701 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6701 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64 K -byte block that is user-configurable as cache or memory-mapped program space. Data memory consists of two 32K-byte blocks of RAM. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The C6701 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows ${ }^{\top M}$ debugger interface for visibility into source code execution.

## device characteristics

Table 1 provides an overview of the C6701 DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count, etc.

Table 1. Characteristics of the C6701 Processors

| HARDWARE FEATURES |  | C6701 |
| :---: | :---: | :---: |
| Peripherals | EMIF | 1 |
|  | DMA | 4-Channel |
|  | Host-Port Interface (HPI) | 1 |
|  | McBSPs | 2 |
|  | 32-Bit Timers | 2 |
| Internal Program Memory | Size (Bytes) | 64K |
|  | Organization | 64K Bytes Cache/Mapped Program |
| Internal Data Memory | Size (Bytes) | 64K |
|  | Organization | 2 Blocks: Eight 16-Bit Banks per Block 50/50 Split |
| Frequency | MHz | 120, 150, 167 |
| Cycle Time | ns | 6 ns (6701-167); 6.7 ns (6701-150); 8.3 ns (6701-120) |
| Voltage | Core (V) | 1.8 (6701-120, -150) |
|  |  | 1.9 (6701-167 only) |
|  | I/O (V) | 3.3 |
| PLL Options | CLKIN frequency multiplier | Bypass (x1), x4 |
| BGA Package | $35 \times 35 \mathrm{~mm}$ | 352-pin GJC |
| Process Technology | $\mu \mathrm{m}$ | $0.18 \mu \mathrm{~m}$ |
| Product Status | Product Preview (PP) <br> Advance Information (AI) Production Data (PD) | PD |

## functional block and CPU diagram


$\dagger$ These functional units execute floating-point instructions.

# TMS320C6701 FLOATING-POINT DIGITAL SIGNAL PROCESSOR 

## CPU description

The CPU fetches VelociTI advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32 -bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32 -bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C67x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files contain 1632 -bit registers each for the total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see the Functional and CPU Block diagram and Figure 1). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all registers on the other side, by which the two sets of functional units can access data from the register files on opposite sides. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.
The C67x CPU executes all TMS320C62x™ DSP fixed-point instructions. In addition to the C62x DSP fixed-point instructions, the six out of eight functional units (.L1, .M1, .D1, .D2, .M2, and .L2) also execute floating-point instructions. The remaining two functional units (.S1 and .S2) also execute the new LDDW instruction which loads 64 bits per CPU side for a total of 128 bits per cycle.
Another key feature of the C67x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the . D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C67x CPU supports a variety of indirect-addressing modes using either linear- or circular-addressing modes with 5 - or 15 -bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256 -bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary ( 256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.

## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS067F - MAY 1998 - REVISED MARCH 2004

## CPU description (continued)


$\dagger$ These functional units execute floating-point instructions.
Figure 1. TMS320C67x CPU Data Paths

## signal groups description



Figure 2. CPU and Peripheral Signals

## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

signal groups description (continued)


Figure 3. Peripheral Signals

Signal Descriptions

| SIGNAL |  |  |  |
| :---: | :---: | :---: | :---: |
| NAME | NO. | TYPET | DESCRIPTION |
| CLOCK/PLL |  |  |  |
| CLKIN | C10 | I | Clock Input |
| CLKOUT1 | AF22 | 0 | Clock output at full device speed |
| CLKOUT2 | AF20 | 0 | Clock output at half of device speed |
| CLKMODE1 | C6 | 1 | Clock mode select <br> $\square$ Selects whether the output clock frequency = input clock frequency x 4 or x 1 |
| CLKMODE0 | C5 |  |  |
| PLLFREQ3 | A9 | 1 | PLL frequency range ( 3,2 , and 1 )The target range for CLKOUT1 frequency is determined by the 3-bit value of the PLLFREQ pins. |
| PLLFREQ2 | D11 |  |  |
| PLLFREQ1 | B10 |  |  |
| PLLV $\ddagger$ | D12 | A§ | PLL analog $\mathrm{V}_{\text {CC }}$ connection for the low-pass filter |
| PLLG $\ddagger$ | C12 | A§ | PLL analog GND connection for the low-pass filter |
| PLLF | A11 | A§ | PLL low-pass filter connection to external components and a bypass capacitor |
| JTAG EMULATION |  |  |  |
| TMS | L3 | I | JTAG test-port mode select (features an internal pullup) |
| TDO | W2 | O/Z | JTAG test-port data out |
| TDI | R4 | 1 | JTAG test-port data in (features an internal pullup) |
| TCK | R3 | 1 | JTAG test-port clock |
| TRST | T1 | I | JTAG test-port reset (features an internal pulldown) |
| EMU1 | Y1 | 1/O/Z | Emulation pin 1, pullup with a dedicated $20-\mathrm{k} \Omega$ resistor $\\|$ |
| EMU0 | W3 | I/O/Z | Emulation pin 0, pullup with a dedicated $20-\mathrm{k} \Omega$ resistor $\\|$ |
| CONTROL |  |  |  |
| RESET | K2 | I | Device reset |
| NMI | L2 | 1 | Nonmaskable interrupt <br> $\square$ Edge-driven (rising edge) |
| EXT_INT7 | U3 | 1 | External interrupts <br> $\square$ Edge-driven (rising edge) |
| EXT_INT6 | V2 |  |  |
| EXT_INT5 | W1 |  |  |
| EXT_INT4 | U4 |  |  |
| IACK | Y2 | 0 | Interrupt acknowledge for all active interrupts serviced by the CPU |
| INUM3 | AA1 | 0 | Active interrupt identification numberValid during IACK for all active interrupts (not just external)Encoding order follows the interrupt-service fetch-packet ordering |
| INUM2 | W4 |  |  |
| INUM1 | AA2 |  |  |
| INUM0 | AB1 |  |  |
| LENDIAN | H3 | 1 | If high, LENDIAN selects little-endian byte/half-word addressing order within a word If low, LENDIAN selects big-endian addressing |
| PD | D3 | 0 | Power-down mode 3 (active if high) |

$\dagger \mathrm{I}=$ Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground
$\ddagger$ PLLV and PLLG are not part of external voltage supply or ground. See the CLOCK/PLL documentation for information on how to connect these pins.
§ A = Analog Signal (PLL Filter)
I For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated $20-\mathrm{k} \Omega$ resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated $20-\mathrm{k} \Omega$ resistor.

Signal Descriptions (Continued)

| SIGNA NAME | No. | TYPE $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| HOST-PORT INTERFACE (HPI) |  |  |  |
| HINT | H26 | 0 | Host interrupt (from DSP to host) |
| HCNTL1 | F23 | I | Host control - selects between control, address, or data registers |
| HCNTLO | D25 | 1 | Host control - selects between control, address, or data registers |
| HHWIL | C26 | I | Host half-word select - first or second half-word (not necessarily high or low order) |
| HBE1 | E23 | 1 | Host byte select within word or half-word |
| HBEO | D24 | 1 | Host byte select within word or half-word |
| HR/W | C23 | 1 | Host read or write select |
| HD15 | B13 | I/O/Z | Host-port data (used for transfer of data, address, and control) |
| HD14 | B14 |  |  |
| HD13 | C14 |  |  |
| HD12 | B15 |  |  |
| HD11 | D15 |  |  |
| HD10 | B16 |  |  |
| HD9 | A17 |  |  |
| HD8 | B17 |  |  |
| HD7 | D16 |  |  |
| HD6 | B18 |  |  |
| HD5 | A19 |  |  |
| HD4 | C18 |  |  |
| HD3 | B19 |  |  |
| HD2 | C19 |  |  |
| HD1 | B20 |  |  |
| HD0 | B21 |  |  |
| $\overline{\text { HAS }}$ | C22 | 1 | Host address strobe |
| HCS | B23 | 1 | Host chip select |
| HDS1 | D22 | 1 | Host data strobe 1 |
| HDS2 | A24 | 1 | Host data strobe 2 |
| HRDY | J24 | 0 | Host ready (from DSP to host) |
|  |  |  | BOOT MODE |
| BOOTMODE4 | D8 | 1 | Boot mode |
| BOOTMODE3 | B4 |  |  |
| BOOTMODE2 | A3 |  |  |
| BOOTMODE1 | D5 |  |  |
| BOOTMODE0 | C4 |  |  |

$\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, Z = High Impedance, S = Supply Voltage, GND = Ground

Signal Descriptions (Continued)

| SIGNAL |  |  |  |
| :---: | :---: | :---: | :---: |
| NAME | NO. | TYPET | DESCRIPTION |
| EMIF - CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY |  |  |  |
| $\overline{\mathrm{CE}} 3$ | AE22 | O/Z | Memory space enables |
| $\overline{\mathrm{CE} 2}$ | AD26 | O/Z |  |
| $\overline{\mathrm{CE}} 1$ | AB24 | O/Z | - Enabled by bits 24 and 25 of the word address |
| $\overline{\text { CE0 }}$ | AC26 | O/Z | $\square$ Only one asserted during any external data access |
| $\overline{\mathrm{BE}}$ | AB25 | O/Z | Byte-enable control |
| $\overline{\mathrm{BE} 2}$ | AA24 | O/Z | - Decoded from the two lowest bits of the internal address |
| $\overline{\mathrm{BE}} 1$ | Y23 | O/Z | - Byte-write enables for most types of memory |
| $\overline{\text { BE0 }}$ | AA26 | O/Z | $\square$ Can be directly connected to SDRAM read and write mask signal (SDQM) |
| EMIF - ADDRESS |  |  |  |
| EA21 | J26 | O/Z | External address (word address) |
| EA20 | K25 |  |  |
| EA19 | L24 |  |  |
| EA18 | K26 |  |  |
| EA17 | M26 |  |  |
| EA16 | M25 |  |  |
| EA15 | P25 |  |  |
| EA14 | P24 |  |  |
| EA13 | R25 |  |  |
| EA12 | T26 |  |  |
| EA11 | R23 |  |  |
| EA10 | U26 |  |  |
| EA9 | U25 |  |  |
| EA8 | T23 |  |  |
| EA7 | V26 |  |  |
| EA6 | V25 |  |  |
| EA5 | W26 |  |  |
| EA4 | V24 |  |  |
| EA3 | W25 |  |  |
| EA2 | Y26 |  |  |

$\dagger \mathrm{I}=$ Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

Signal Descriptions (Continued)

| SIGNAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. | TYPEt |  |
| EMIF - DATA |  |  |  |
| ED31 | AB2 | I/O/Z | External data |
| ED30 | AC1 |  |  |
| ED29 | AA4 |  |  |
| ED28 | AD1 |  |  |
| ED27 | AC3 |  |  |
| ED26 | AD4 |  |  |
| ED25 | AF3 |  |  |
| ED24 | AE4 |  |  |
| ED23 | AD5 |  |  |
| ED22 | AF4 |  |  |
| ED21 | AE5 |  |  |
| ED20 | AD6 |  |  |
| ED19 | AE6 |  |  |
| ED18 | AD7 |  |  |
| ED17 | AC8 |  |  |
| ED16 | AF7 |  |  |
| ED15 | AD9 |  |  |
| ED14 | AD10 |  |  |
| ED13 | AF9 |  |  |
| ED12 | AC11 |  |  |
| ED11 | AE10 |  |  |
| ED10 | AE11 |  |  |
| ED9 | AF11 |  |  |
| ED8 | AE14 |  |  |
| ED7 | AF15 |  |  |
| ED6 | AE15 |  |  |
| ED5 | AF16 |  |  |
| ED4 | AC15 |  |  |
| ED3 | AE17 |  |  |
| ED2 | AF18 |  |  |
| ED1 | AF19 |  |  |
| ED0 | AC17 |  |  |
| EMIF - ASYNCHRONOUS MEMORY CONTROL |  |  |  |
| $\overline{\text { ARE }}$ | Y24 | O/Z | Asynchronous memory read enable |
| $\overline{\text { AOE }}$ | AC24 | O/Z | Asynchronous memory output enable |
| $\overline{\text { AWE }}$ | AD23 | O/Z | Asynchronous memory write enable |
| ARDY | W23 | 1 | Asynchronous memory ready input |

$\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{Z}=$ High Impedance, $\mathrm{S}=$ Supply Voltage, GND = Ground

## Signal Descriptions (Continued)

| SIGNAL |  | TYPE† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| EMIF - SYNCHRONOUS BURST SRAM CONTROL |  |  |  |
| $\overline{\text { SSADS }}$ | AC20 | O/Z | SBSRAM address strobe |
| $\overline{\text { SSOE }}$ | AF21 | O/Z | SBSRAM output enable |
| SSWE | AD19 | O/Z | SBSRAM write enable |
| SSCLK | AD17 | 0 | SBSRAM clock |
| EMIF - SYNCHRONOUS DRAM CONTROL |  |  |  |
| SDA10 | AD21 | O/Z | SDRAM address 10 (separate for deactivate command) |
| $\overline{\text { SDRAS }}$ | AF24 | O/Z | SDRAM row-address strobe |
| $\overline{\text { SDCAS }}$ | AD22 | O/Z | SDRAM column-address strobe |
| $\overline{\text { SDWE }}$ | AF23 | O/Z | SDRAM write enable |
| SDCLK | AE20 | 0 | SDRAM clock |
| EMIF - BUS ARBITRATION |  |  |  |
| $\overline{\text { HOLD }}$ | AA25 | I | Hold request from the host |
| $\overline{\text { HOLDA }}$ | A7 | 0 | Hold-request-acknowledge to the host |
| TIMERS |  |  |  |
| TOUT1 | H24 | 0 | Timer 1 or general-purpose output |
| TINP1 | K24 | I | Timer 1 or general-purpose input |
| TOUT0 | M4 | 0 | Timer 0 or general-purpose output |
| TINP0 | K4 | I | Timer 0 or general-purpose input |
| DMA ACTION COMPLETE |  |  |  |
| DMAC3 | D2 | 0 | DMA action complete |
| DMAC2 | F4 |  |  |
| DMAC1 | D1 |  |  |
| DMAC0 | E2 |  |  |
| MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) |  |  |  |
| CLKS1 | E25 | 1 | External clock source (as opposed to internal) |
| CLKR1 | H23 | I/O/Z | Receive clock |
| CLKX1 | F26 | I/O/Z | Transmit clock |
| DR1 | D26 | 1 | Receive data |
| DX1 | G23 | O/Z | Transmit data |
| FSR1 | E26 | I/O/Z | Receive frame sync |
| FSX1 | F25 | I/O/Z | Transmit frame sync |

$\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{Z}=$ High Impedance, $\mathrm{S}=$ Supply Voltage, GND = Ground

Signal Descriptions (Continued)

|  | NO. | TYPE† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSPO) |  |  |  |
| CLKS0 | L4 | I | External clock source (as opposed to internal) |
| CLKR0 | M2 | I/O/Z | Receive clock |
| CLKX0 | L1 | I/O/Z | Transmit clock |
| DR0 | J1 | I | Receive data |
| DX0 | R1 | O/Z | Transmit data |
| FSR0 | P4 | I/O/Z | Receive frame sync |
| FSX0 | P3 | I/O/Z | Transmit frame sync |
| RESERVED FOR TEST |  |  |  |
| RSVO | T2 | I | Reserved for testing, pullup with a dedicated $20-\mathrm{k} \Omega$ resistor |
| RSV1 | G2 | I | Reserved for testing, pullup with a dedicated $20-\mathrm{k} \Omega$ resistor |
| RSV2 | C11 | I | Reserved for testing, pullup with a dedicated $20-\mathrm{k} \Omega$ resistor |
| RSV3 | B9 | I | Reserved for testing, pullup with a dedicated 20-k |
| RSV4 | A6 | 1 | Reserved for testing, pulldown with a dedicated 20-k resistor |
| RSV5 | C8 | O | Reserved (leave unconnected, do not connect to power or ground) |
| RSV6 | C21 | I | Reserved for testing, pullup with a dedicated 20-k |
| RSV7 | B22 | 1 | Reserved for testing, pullup with a dedicated 20-k |
| RSV8 | A23 | 1 | Reserved for testing, pullup with a dedicated 20-k resistor |
| RSV9 | E4 | O | Reserved (leave unconnected, do not connect to power or ground) |
| SUPPLY VOLTAGE PINS |  |  |  |
| DVDD | A10 | S | 3.3-V supply voltage |
|  | A15 |  |  |
|  | A18 |  |  |
|  | A21 |  |  |
|  | A22 |  |  |
|  | B7 |  |  |
|  | C1 |  |  |
|  | D17 |  |  |
|  | F3 |  |  |
|  | G24 |  |  |
|  | G25 |  |  |
|  | H25 |  |  |
|  | J25 |  |  |
|  | L25 |  |  |
|  | M3 |  |  |
|  | N3 |  |  |
|  | N23 |  |  |
|  | R26 |  |  |
|  | T24 |  |  |
|  | U24 |  |  |
|  | W24 |  |  |

[^1]Signal Descriptions (Continued)

| SIGNAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | TYPE† |  |
| SUPPLY VOLTAGE PINS (CONTINUED) |  |  |  |
| DVDD | Y4 | S | 3.3-V supply voltage |
|  | AB3 |  |  |
|  | AB4 |  |  |
|  | AB26 |  |  |
|  | AC6 |  |  |
|  | AC10 |  |  |
|  | AC19 |  |  |
|  | AC21 |  |  |
|  | AC22 |  |  |
|  | AC25 |  |  |
|  | AD11 |  |  |
|  | AD13 |  |  |
|  | AD15 |  |  |
|  | AD18 |  |  |
|  | AE18 |  |  |
|  | AE21 |  |  |
|  | AF5 |  |  |
|  | AF6 |  |  |
|  | AF17 |  |  |
| CV ${ }_{\text {DD }}$ | A5 | S | 1.8-V supply voltage (for 6701-120, -150) $1.9-\mathrm{V}$ supply voltage (for 6701-167 only) |
|  | A12 |  |  |
|  | A16 |  |  |
|  | A20 |  |  |
|  | B2 |  |  |
|  | B6 |  |  |
|  | B11 |  |  |
|  | B12 |  |  |
|  | B25 |  |  |
|  | C3 |  |  |
|  | C15 |  |  |
|  | C20 |  |  |
|  | C24 |  |  |
|  | D4 |  |  |
|  | D6 |  |  |
|  | D7 |  |  |
|  | D9 |  |  |
|  | D14 |  |  |
|  | D18 |  |  |
|  | D20 |  |  |

$\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{Z}=$ High Impedance, $\mathrm{S}=$ Supply Voltage, GND = Ground

Signal Descriptions (Continued)

|  | NO. | TYPE $\dagger$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| SUPPLY VOLTAGE PINS (CONTINUED) |  |  |  |
| CV ${ }_{\text {DD }}$ | D23 | S | 1.8-V supply voltage (for 6701-120, -150) <br> 1.9-V supply voltage (for 6701-167 only) |
|  | E1 |  |  |
|  | F1 |  |  |
|  | H4 |  |  |
|  | J4 |  |  |
|  | J23 |  |  |
|  | K1 |  |  |
|  | K23 |  |  |
|  | M1 |  |  |
|  | M24 |  |  |
|  | N4 |  |  |
|  | N25 |  |  |
|  | P2 |  |  |
|  | P23 |  |  |
|  | T3 |  |  |
|  | T4 |  |  |
|  | U1 |  |  |
|  | V4 |  |  |
|  | V23 |  |  |
|  | AC4 |  |  |
|  | AC9 |  |  |
|  | AC12 |  |  |
|  | AC13 |  |  |
|  | AC18 |  |  |
|  | AC23 |  |  |
|  | AD3 |  |  |
|  | AD8 |  |  |
|  | AD14 |  |  |
|  | AD24 |  |  |
|  | AE2 |  |  |
|  | AE8 |  |  |
|  | AE12 |  |  |
|  | AE25 |  |  |
|  | AF12 |  |  |

$\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{Z}=$ High Impedance, $\mathrm{S}=$ Supply Voltage, GND = Ground

Signal Descriptions (Continued)

| SIGNAL |  | TYPE $\dagger$ | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: |
| NAME | No. |  |  |  |
| GROUND PINS |  |  |  |  |
| $\mathrm{V}_{\text {SS }}$ | A1 | GND | Ground pins |  |
|  | A2 |  |  |  |
|  | A4 |  |  |  |
|  | A13 |  |  |  |
|  | A14 |  |  |  |
|  | A25 |  |  |  |
|  | A26 |  |  |  |
|  | B1 |  |  |  |
|  | B3 |  |  |  |
|  | B5 |  |  |  |
|  | B24 |  |  |  |
|  | B26 |  |  |  |
|  | C2 |  |  |  |
|  | C7 |  |  |  |
|  | C13 |  |  |  |
|  | C16 |  |  |  |
|  | C17 |  |  |  |
|  | C25 |  |  |  |
|  | D13 |  |  |  |
|  | D19 |  |  |  |
|  | E3 |  |  |  |
|  | E24 |  |  |  |
|  | F2 |  |  |  |
|  | F24 |  |  |  |
|  | G3 |  |  |  |
|  | G4 |  |  |  |
|  | G26 |  |  |  |
|  | J3 |  |  |  |
|  | L23 |  |  |  |
|  | L26 |  |  |  |
|  | M23 |  |  |  |
|  | N1 |  |  |  |
|  | N2 |  |  |  |
|  | N24 |  |  |  |
|  | N26 |  |  |  |
|  | P1 |  |  |  |
|  | P26 |  |  |  |
|  | R24 |  |  |  |
|  | T25 |  |  |  |

$\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{Z}=$ High Impedance, $\mathrm{S}=$ Supply Voltage, GND = Ground

Signal Descriptions (Continued)

| SIG <br> NAME | NO. | TYPE† | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| GROUND PINS (CONTINUED) |  |  |  |
| $\mathrm{V}_{\text {SS }}$ | U2 | GND | Ground pins |
|  | U23 |  |  |
|  | V1 |  |  |
|  | V3 |  |  |
|  | Y3 |  |  |
|  | Y25 |  |  |
|  | AA3 |  |  |
|  | AA23 |  |  |
|  | AB23 |  |  |
|  | AC2 |  |  |
|  | AC5 |  |  |
|  | AC7 |  |  |
|  | AC14 |  |  |
|  | AC16 |  |  |
|  | AD2 |  |  |
|  | AD12 |  |  |
|  | AD16 |  |  |
|  | AD20 |  |  |
|  | AD25 |  |  |
|  | AE1 |  |  |
|  | AE3 |  |  |
|  | AE7 |  |  |
|  | AE9 |  |  |
|  | AE13 |  |  |
|  | AE16 |  |  |
|  | AE19 |  |  |
|  | AE23 |  |  |
|  | AE24 |  |  |
|  | AE26 |  |  |
|  | AF1 |  |  |
|  | AF2 |  |  |
|  | AF8 |  |  |
|  | AF10 |  |  |
|  | AF13 |  |  |
|  | AF14 |  |  |
|  | AF25 |  |  |
|  | AF26 |  |  |

[^2]Signal Descriptions (Continued)

| SIGNAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | TYPE† |  |
| REMAINING UNCONNECTED PINS |  |  |  |
| NC | A8 |  | Unconnected pins |
|  | B8 |  |  |
|  | C9 |  |  |
|  | D10 |  |  |
|  | D21 |  |  |
|  | G1 |  |  |
|  | H1 |  |  |
|  | H2 |  |  |
|  | J2 |  |  |
|  | K3 |  |  |
|  | R2 |  |  |

$\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, Z = High Impedance, S = Supply Voltage, GND = Ground

## TMS320C6701

## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS067F - MAY 1998 - REVISED MARCH 2004

## development support

TI offers an extensive line of development tools for the TMS320C6000 DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.
The following products support development of C6000 ${ }^{\text {m }}$ DSP-based applications:

## Software Development Tools:

Code Composer Studio ${ }^{\text {TM }}$ Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools
Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application.

## Hardware Development Tools:

Extended Development System (XDS $\left.{ }^{\top M}\right)$ Emulator (supports C6000 ${ }^{\text {m }}$ DSP multiprocessor system debug) EVM (Evaluation Module)
The TMS320 DSP Development Support Reference Guide (SPRU011) contains information about development-support products for all TMS320 ${ }^{\text {m }}$ DSP family member devices, including documentation. See this document for further information on TMS320 ${ }^{\text {TM }}$ DSP documentation or any TMS320 ${ }^{m}$ DSP support products from Texas Instruments. An additional document, the TMS320 Third-Party Support Reference Guide (SPRU052), contains information about TMS320 ${ }^{m m}$ DSP-related products from other companies in the industry. To receive TMS320 ${ }^{\text {TM }}$ DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000 DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and under "Development Tools", select "Digital Signal Processors". For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

## device and development-support tool nomenclature

To designate the stages in the product-development cycle, TI assigns prefixes to the part numbers of all TMS320 DSP devices and support tools. Each TMS320 DSP family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:
TMX Experimental device that is not necessarily representative of the final device's electrical specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:
TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully qualified development-support product
TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GJC), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -167 is 167 MHz ). Table 2 identifies the available TMS320C6701 devices by their associated orderable part numbers (P/Ns) and gives device-specific ordering information (for example, device speeds, core and I/O supply voltage values, and device operating temperature ranges). Figure 4 provides a legend for reading the complete device name for any TMS320 ${ }^{\text {TM }}$ DSP family member.

Table 2. TMS320C6701 Device P/Ns and Ordering Information

| DEVICE ORDERABLE P/N | DEVICE SPEED | CV DD <br> (CORE VOLTAGE) | DV <br> (I/O VOLTAGE) | OPERATING CASE <br> TEMPERATURE <br> RANGE |
| :---: | :---: | :---: | :---: | :---: |
| TMSC6701GJC16719V | $167 \mathrm{MHz} / 1$ GFLOPS | 1.9 V | 3.3 V | $0^{\circ} \mathrm{C}$ to $90^{\circ} \mathrm{C}$ |
| TMS320C6701GJC150 | $150 \mathrm{MHz} / 900 \mathrm{MFLOPS}$ | 1.8 V | 3.3 V | $0^{\circ} \mathrm{C}$ to $90^{\circ} \mathrm{C}$ |
| TMS320C6701GJCA120 | $120 \mathrm{MHz} / 720 \mathrm{MFLOPS}$ | 1.8 V | 3.3 V | $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ |

## TMS320C6701

## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS067F - MAY 1998 - REVISED MARCH 2004
device and development-support tool nomenclature (continued)
†DIP = Dual-In-Line Package
PGA = Pin Grid Array
CC = Chip Carrier
QFP = Quad Flat Package
TQFP = Thin Quad Flat Package
BGA = Ball Grid Array

C 6701 GJC (A)
167
PREFIX
TMX $=$ Experimenta device
TMP = Prototype device
TMS = Qualified device
SMJ = MIL-PRF-38535 (QML)
SM = Commercial processing
DEVICE FAMILY
$320=$ TMS320™ DSP family

TECHNOLOGY
C = CMOS
$\mathrm{E}=\mathrm{CMOS}$ EPROM
= CMOS Flash EEPROM

| 100 MHz | 200 MHz |
| :--- | :--- |
| 120 MHz | 233 MHz |
| 150 MHz | 250 MHz |
| 167 MHz | 300 MHz |

TEMPERATURE RANGE (DEFAULT: $\mathbf{0}^{\circ} \mathrm{C}$ TO $90^{\circ} \mathrm{C}$ )
Blank $=0^{\circ} \mathrm{C}$ to $90^{\circ} \mathrm{C}$, commercial temperature $\mathrm{A}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$, extended temperature

PACKAGE TYPE $\dagger$
$\mathrm{N}=$ Plastic DIP
$\mathrm{J}=$ Ceramic DIP
JD = Ceramic DIP side-brazed
GB $=$ Ceramic PGA
FZ $=$ Ceramic CC
FN = Plastic leaded CC
FD = Ceramic leadless CC
PJ $=100$-pin plastic EIAJ QFP
$\mathrm{PQ}=132$-pin plastic bumpered QFP
$P Z=100-$ pin plastic TQFP
PBK $=128$-pin plastic TQFP
PGE = 144-pin plastic TQFP
GFN $=256$-pin plastic BGA
GGU $=144$-pin plastic BGA
GGP = 352-pin plastic BGA
GJC $=352$-pin plastic BGA
GJL $=352$-pin plastic BGA
GLS $=384$-pin plastic BGA
GLW = 340-pin plastic BGA
GHK $=288$-pin plastic MicroStar BGA ${ }^{\text {m }}$
DEVICE
1x DSP:
$10 \quad 16$
15
'2x DSP:
25
'2xx DSP: ${ }^{26}$
203206
3x DSP:
30
31
4x DSP:
40
44
5x DSP:

| 50 | 53 |
| :--- | :--- |
| 51 | 56 |
| 52 | 57 |

'54x DSP:
541545
$542 \quad 546$
6x DSP:
62016205
62026211
6202B 6701
62036711
6204

Figure 4. TMS320 DSP Device Nomenclature (Including TMS320C6701)

MicroStar BGA is a trademark of Texas Instruments.

## documentation support

Extensive documentation supports all TMS320 DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices; technical briefs; development-support tools; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C 6 x devices:

The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189) describes the C6000 DSP CPU architecture, instruction set, pipeline, and associated interrupts.

The TMS320C6000 DSP Peripherals Overview Reference Guide (literature number SPRU190) briefly describes the functionality of the peripherals available on C6x devices, such as the external memory interface (EMIF), host-port interface (HPI), multichannel buffered serial ports (McBSPs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), clocking and phase-locked loop (PLL); and power-down modes.
The TMS320C6000 Technical Brief (literature number SPRU197) gives an introduction to the C62x/C67x devices, associated development tools, and third-party support.
The tools support documentation is electronically available within the Code Composer Studio ${ }^{\text {TM }}$ Integrated Development Environment (IDE). For a complete listing of C6000 DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

## TMS320C6701

FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS067F - MAY 1998 - REVISED MARCH 2004

## clock PLL

All of the internal C67x clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.
To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Table 3, Table 4, and Figure 5 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Table 3 and Figure 6 show the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C67x device and the external clock oscillator circuit. Noise coupling into PLLF directly impacts PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the input and output clocks electricals section.

Table 3. CLKOUT1 Frequency Ranges $\dagger$

| PLLFREQ3 <br> (A9) | PLLFREQ2 <br> (D11) | PLLFREQ1 <br> (B10) | CLKOUT1 FREQUENCY RANGE <br> (MHZ) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $50-140$ |
| 0 | 0 | 1 | $65-167$ |
| 0 | 1 | 0 | $130-167$ |

$\dagger$ Due to overlap of frequency ranges when choosing the PLLFREQ, more than one frequency range can contain the CLKOUT1 frequency. Choose the lowest frequency range that includes the desired frequency. For example, for CLKOUT1 = 133 MHz , choose PLLFREQ value of 000b. For CLKOUT1 $=167 \mathrm{MHz}$, choose PLLFREQ value of 001b. PLLFREQ values other than 000b, 001b, and 010b are reserved.

Table 4. C6701 PLL Component Selection Table

| CLKMODE | CLKIN <br> RANGE <br> (MHz) | CPU CLOCK <br> FREQUENCY <br> (CLKOUT1) <br> RANGE (MHz) | CLKOUT2 <br> RANGE <br> $(\mathbf{M H z )}$ | R1 <br> $(\Omega)$ | C1 <br> $(\mathbf{n F})$ | C2 <br> $(\mathbf{p F})$ | TYPICAL <br> LOCK TIME <br> $(\mu \mathbf{s})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times 4$ | $12.5-41.7$ | $50-167$ | $25-83.5$ | 60.4 | 27 | 560 | 75 |

$\ddagger$ Under some operating conditions, the maximum PLL lock time may vary as much as $150 \%$ from the specified typical value. For example, if the typical lock time is specified as $100 \mu \mathrm{~s}$, the maximum value may be as long as $250 \mu \mathrm{~s}$.

## clock PLL (continued)



NOTES: A. Keep the lead length and the number of vias between the PLLF pin, the PLLG pin, and R1, C1, and C2 to a minimum. In addition, place all PLL external components (R1, C1, C2, C3, C4, and the EMI Filter) as close to the C6000 ${ }^{\text {TM }}$ DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI Filter).
C. The $3.3-\mathrm{V}$ supply for the EMI filter must be from the same $3.3-\mathrm{V}$ power plane supplying the I/O voltage, DVDD.
D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.

Figure 5. External PLL Circuitry for Either PLL x4 Mode or x1 (Bypass) Mode


NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF terminal to the PLLG terminal.
B. The $3.3-\mathrm{V}$ supply for the EMI filter must be from the same $3.3-\mathrm{V}$ power plane supplying the I/O voltage, DVDD.

Figure 6. External PLL Circuitry for x1 (Bypass) Mode Only

## TMS320C6701

## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

## power-down mode logic

Figure 7 shows the power-down mode logic on the C6701.


Figure 7. Power-Down Mode Logic $\dagger$
triggering, wake-up, and effects
The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15-10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 8 and described in Table 5. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when "writing" to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189).

31


Legend: R/W-x = Read/write reset value
NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189).

Figure 8. PWRD Field of the CSR Register
Power-down mode PD1 takes effect eight to nine clock cycles after the instruction that sets the PWRD bits in the CSR.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. The GIE bit in CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. Table 5 summarizes all the power-down modes.

Table 5. Characteristics of the Power-Down Modes

| PRWD FIELD <br> (BITS 15-10) | POWER-DOWN <br> MODE | WAKE-UP METHOD | EFFECT ON CHIP'S OPERATION |  |  |
| :---: | :---: | :--- | :--- | :---: | :---: |
| 000000 | No power-down | - | - |  |  |
| 001001 | PD1 | Wake by an enabled interrupt | CPU halted (except for the interrupt logic) <br> Power-down mode blocks the internal clock inputs at the <br> boundary of the CPU, preventing most of the CPU's logic from <br> switching. During PD1, DMA transactions can proceed between <br> peripherals and internal memory. |  |  |
| 010001 | PD1 | Wake by an enabled or <br> non-enabled interrupt | Output clock from PLL is halted, stopping the internal clock <br> structure from switching and resulting in the entire chip being <br> halted. All register and internal RAM contents are preserved. All <br> functional I/O "freeze" in the last state when the PLL clock is <br> turned off. |  |  |
| 011010 | PD2 $\dagger$ | Wake by a device reset | Input clock to the PLL stops generating clocks. All register and <br> internal RAM contents are preserved. All functional I/O "freeze" in <br> the last state when the PLL clock is turned off. Following reset, the <br> PLL needs time to re-lock, just as it does following power-up. <br> Wake-up from PD3 takes longer than wake-up from PD2 because <br> the PLL needs to be re-locked. |  |  |
| 011100 | PD3 $\dagger$ | Wake by a device reset |  |  |  |
| All others | Reserved |  |  |  |  |

$\dagger$ When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.

## absolute maximum ratings over operating case temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, CV ${ }_{\text {DD }}$ (see Note 1) | -0.3 V to 2.3 V |
| :---: | :---: |
| Supply voltage range, DVDD (see Note 1) | -0.3 V to 4 V |
| Input voltage range | -0.3 V to 4 V |
| Output voltage range | -0.3 V to 4 V |
| Operating case temperature range, $\mathrm{T}_{\mathrm{C}}$ (Default) | $0^{\circ} \mathrm{C}$ to $90^{\circ} \mathrm{C}$ | (A Version) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply voltage, Coro $\dagger$ | 6701-120, -150 | 1.71 | 1.8 | 1.89 | V |
| CV | Supply voltage, Core干 | 6701-167 only | 1.81 | 1.9 | 1.99 | V |
| DVDD | Supply voltage, l/O $\ddagger$ |  | 3.14 | 3.30 | 3.46 | V |
| $\mathrm{V}_{\text {SS }}$ | Supply ground |  | 0 | 0 | 0 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  |  |  | -12 | mA |
| l OL | Low-level output current |  |  |  | 12 | mA |
|  | Case temperature | Default | 0 |  | 90 | ${ }^{\circ} \mathrm{C}$ |
| T | Case temperature | A Version | -40 |  | 105 | ${ }^{\circ} \mathrm{C}$ |

$\ddagger$ TI DSP's do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage. Excessive exposure to these conditions can adversely affect the long term reliability of the device. System-level concerns such as bus contention may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. For additional power supply sequencing information, see the Power Supply Sequencing Solutions For Dual Supply Voltage DSPs application report (literature number SLVA073).
electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | DV ${ }_{\text {DD }}=\mathrm{MIN}$, | $\mathrm{IOH}=\mathrm{MAX}$ | 2.4 |  |  | V |
| V ${ }_{\text {OL }}$ | Low-level output voltage | DV ${ }_{\text {DD }}=\mathrm{MIN}$, | $\mathrm{IOL}=\mathrm{MAX}$ |  |  | 0.6 | V |
| I | Input current ${ }^{\dagger}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ to DV |  |  |  | $\pm 10$ | uA |
| Ioz | Off-state output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{DV} \mathrm{DD}^{\text {or }}$ |  |  |  | $\pm 10$ | uA |
| IDD2V | Supply current, CPU + CPU memory access $\ddagger$ | $C V_{\text {DD }}=\mathrm{NOM}$, | clock $=150 \mathrm{MHz}$ |  | 470 |  | mA |
|  |  | $C V_{\text {DD }}=\mathrm{NOM}$, | d clock $=120 \mathrm{MHz}$ |  | 380 |  |  |
| IDD2V | Supply current, peripherals $\ddagger$ | $C V_{\text {DD }}=\mathrm{NOM}$, | clock $=150 \mathrm{MHz}$ |  | 250 |  | mA |
|  |  | $C V_{\text {DD }}=\mathrm{NOM}$, | d clock $=120 \mathrm{MHz}$ |  | 200 |  |  |
| IDD3V | Supply current, I/O pins $\ddagger$ | DV ${ }_{\text {DD }}=\mathrm{NOM}$, | clock $=150 \mathrm{MHz}$ |  | 85 |  | mA |
|  |  | DV ${ }_{\text {DD }}=\mathrm{NOM}$, | clock $=120 \mathrm{MHz}$ |  | 70 |  |  |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance |  |  |  |  | 10 | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  |  |  |  | 10 | pF |

$\dagger$ TMS and TDI are not included due to internal pullups.
$\overline{\text { TRST }}$ is not included due to internal pulldown.
$\ddagger$ Measured with average activity ( $50 \%$ high / 50\% low power). For more detailed information on CPU/peripheral///O activity, see the TMS320C6000 Power Consumption Summary application report (literature number SPRA486).

## PARAMETER MEASUREMENT INFORMATION


$\dagger$ Typical distributed load circuit capacitance.
signal-transition levels
All input and output timing parameters are referenced to 1.5 V for both " 0 " and " 1 " logic levels.


Figure 9. Input and Output Voltage Reference Levels for ac Timing Measurements

## INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN (C6701-150, -167 devices only) $\dagger \ddagger$ (see Figure 10)

| NO. |  |  | C6701-150 |  |  |  | C6701-167 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CLKMODE $=\mathrm{x} 4$ |  | CLKMODE = x1 |  | CLKMODE = x 4 |  | CLKMODE = x1 |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| 1 | $\mathrm{t}_{\text {c (CLKIN) }}$ | Cycle time, CLKIN | 26.7 |  | 6.7 |  | 24 |  | 6 |  | ns |
| 2 | ${ }_{\text {t }}^{\text {( }}$ (CLKINH) | Pulse duration, CLKIN high | 0.4C |  | 0.45C |  | 0.4C |  | 0.45C |  | ns |
| 3 | $\mathrm{t}_{\mathrm{w}}$ (CLKINL) | Pulse duration, CLKIN Iow | 0.4C |  | 0.45C |  | 0.4C |  | 0.45C |  | ns |
| 4 | $\mathrm{t}_{\mathrm{t} \text { (CLKIN) }}$ | Transition time, CLKIN |  | 5 |  | 0.6 |  | 5 |  | 0.6 | ns |

$\dagger$ The reference points for the rise and fall transitions are measured at $20 \%$ and $80 \%$, respectively, of $\mathrm{V}_{\mathrm{IH}}$.
$\ddagger \mathrm{C}=$ CLKIN cycle time in ns. For example, when CLKIN frequency is 10 MHz , use $\mathrm{C}=100 \mathrm{~ns}$.

## timing requirements for CLKIN (C6701-120 device only) $\dagger \ddagger$ (see Figure 10)

| NO. |  |  | C6701-120 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CLKMODE $=\times 4$ |  | CLKMODE $=\mathrm{x} 1$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{c}}$ (CLKIN) | Cycle time, CLKIN | 33.3 |  | 8.3 |  | ns |
| 2 | ${ }^{\text {tw }}$ (CLKINH) | Pulse duration, CLKIN high | 0.4C |  | 0.45C |  | ns |
| 3 | $\mathrm{t}_{\mathrm{w}}$ (CLKINL) | Pulse duration, CLKIN low | 0.4C |  | 0.45C |  | ns |
| 4 | $\mathrm{t}_{\mathrm{t}}$ (CLKIN) | Transition time, CLKIN |  | 5 |  | 0.6 | ns |

$\dagger$ The reference points for the rise and fall transitions are measured at $20 \%$ and $80 \%$, respectively, of $\mathrm{V}_{\mathrm{IH}}$.
$\ddagger \mathrm{C}=$ CLKIN cycle time in ns. For example, when CLKIN frequency is 10 MHz , use $\mathrm{C}=100 \mathrm{~ns}$.


Figure 10. CLKIN Timings

## INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics for CLKOUT1† $\ddagger$ (see Figure 11)

| NO. | PARAMETER |  | $\begin{aligned} & \mathrm{C} 6701-120 \\ & \mathrm{C} 6701-150 \\ & \mathrm{C} 6701-167 \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CLKMODE $=$ X4 |  | CLKMODE = X1 |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{C}}(\mathrm{CKO} 1)$ | Cycle time, CLKOUT1 | P - 0.7 | $\mathrm{P}+0.7$ | P - 0.7 | $\mathrm{P}+0.7$ | ns |
| 2 | $\mathrm{t}_{\mathrm{w}}(\mathrm{CKO1H})$ | Pulse duration, CLKOUT1 high | (P/2) - 0.5 | $(\mathrm{P} / 2)+0.5$ | $\mathrm{PH}-0.5$ | $\mathrm{PH}+0.5$ | ns |
| 3 | $\mathrm{t}_{\mathrm{w}}$ (CKO1L) | Pulse duration, CLKOUT1 low | (P/2) - 0.5 | (P/2) +0.5 | PL-0.5 | $\mathrm{PL}+0.5$ | ns |
| 4 | $\mathrm{t}_{\mathrm{t}}(\mathrm{CKO1}$ ) | Transition time, CLKOUT1 |  | 0.6 |  | 0.6 | ns |

$\dagger P=1 / C P U$ clock frequency in nanoseconds (ns).
$\ddagger \mathrm{PH}$ is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.


Figure 11. CLKOUT1 Timings
switching characteristics for CLKOUT2§ (see Figure 12)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{C}}$ (CKO2) | Cycle time, CLKOUT2 | 2P-0.7 | $2 \mathrm{P}+0.7$ | ns |
| 2 | $\mathrm{t}_{\mathrm{w}}$ (CKO2H) | Pulse duration, CLKOUT2 high | $\mathrm{P}-0.7$ | $\mathrm{P}+0.7$ | ns |
| 3 | $\mathrm{t}_{\mathrm{w}}$ (CKO2L) | Pulse duration, CLKOUT2 Iow | P-0.7 | $\mathrm{P}+0.7$ | ns |
| 4 | $\mathrm{t}_{\mathrm{t}}(\mathrm{CKO} 2)$ | Transition time, CLKOUT2 |  | 0.6 | ns |

$\S P=1 / C P U$ clock frequency in $n s$.


Figure 12. CLKOUT2 Timings

## INPUT AND OUTPUT CLOCKS (CONTINUED)

## SDCLK, SSCLK timing parameters

SDCLK timing parameters are the same as CLKOUT2 parameters.
SSCLK timing parameters are the same as CLKOUT1 or CLKOUT2 parameters, depending on SSCLK configuration.
switching characteristics for the relation of SSCLK, SDCLK, and CLKOUT2 to CLKOUT1 (see Figure 13)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{td}_{\mathrm{d}}$ CKO1-SSCLK) | Delay time, CLKOUT1 edge to SSCLK edge | -0.8 | 3.4 | ns |
| 2 | $\mathrm{t}_{\mathrm{d}(\text { CKO1-SSCLK1/2) }}$ | Delay time, CLKOUT1 edge to SSCLK edge (1/2 clock rate) | -1.0 | 3.0 | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO1}}$-CKO2) | Delay time, CLKOUT1 edge to CLKOUT2 edge | -1.5 | 2.5 | ns |
| 4 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1}-\mathrm{SDCLK})$ | Delay time, CLKOUT1 edge to SDCLK edge | -1.5 | 1.9 | ns |



Figure 13. Relation of CLKOUT2, SDCLK, and SSCLK to CLKOUT1

## ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles $\dagger$ (see Figure 14 and Figure 15)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 6 | $\mathrm{t}_{\text {su }}($ EDV-CKO1H) | Setup time, read EDx valid before CLKOUT1 high | 4.5 |  | ns |
| 7 | th(CKO1H-EDV) | Hold time, read EDx valid after CLKOUT1 high | 1.5 |  | ns |
| 10 | $t_{\text {su }}($ ARDY-CKO1H) | Setup time, ARDY valid before CLKOUT1 high | 3.5 |  | ns |
| 11 | th(CKO1H-ARDY) | Hold time, ARDY valid after CLKOUT1 high | 1.5 |  | ns |

$\dagger$ To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.
switching characteristics for asynchronous memory cycles $\ddagger$ (see Figure 14 and Figure 15)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1H}-\mathrm{CEV})$ | Delay time, CLKOUT1 high to $\overline{\mathrm{CEx}}$ valid | -1.0 | 4.5 | ns |
| 2 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1H}-\mathrm{BEV})$ | Delay time, CLKOUT1 high to $\overline{\mathrm{BEx}}$ valid |  | 4.5 | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{BEIV})}$ | Delay time, CLKOUT1 high to $\overline{\mathrm{BEx}}$ invalid | -1.0 |  | ns |
| 4 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1H}$-EAV) | Delay time, CLKOUT1 high to EAx valid |  | 4.5 | ns |
| 5 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{EAIV})}$ | Delay time, CLKOUT1 high to EAx invalid | -1.0 |  | ns |
| 8 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO1H}-\mathrm{AOEV})}$ | Delay time, CLKOUT1 high to $\overline{\text { AOE }}$ valid | -1.0 | 4.5 | ns |
| 9 | $\mathrm{t}_{\mathrm{d}(\text { (CKO1H-AREV) }}$ | Delay time, CLKOUT1 high to $\overline{\text { ARE }}$ valid | -0.5 | 4.5 | ns |
| 12 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1H}-\mathrm{EDV})$ | Delay time, CLKOUT1 high to EDx valid |  | 4.5 | ns |
| 13 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{EDIV})}$ | Delay time, CLKOUT1 high to EDx invalid | -1.0 |  | ns |
| 14 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO1H}-\mathrm{AWEV})}$ | Delay time, CLKOUT1 high to $\overline{\text { AWE }}$ valid | -1.0 | 4.5 | ns |

$\ddagger$ The minimum delay is also the minimum output hold after CLKOUT1 high.

ASYNCHRONOUS MEMORY TIMING (CONTINUED)


Figure 14. Asynchronous Memory Read Timing


Figure 15. Asynchronous Memory Write Timing
timing requirements for synchronous-burst SRAM cycles (full-rate SSCLK) (see Figure 16)

| NO. |  |  | 'C6701-120 |  | $\begin{aligned} & \hline \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 7 | $\mathrm{t}_{\text {su(EDV-SSCLKH) }}$ | Setup time, read EDx valid before SSCLK high | 2.0 |  | 2.0 |  | ns |
| 8 | th(SSCLKH-EDV) | Hold time, read EDx valid after SSCLK high | 2.9 |  | 2.1 |  | ns |

switching characteristics for synchronous-burst SRAM cycles ${ }^{\dagger}$ (full-rate SSCLK) (see Figure 16 and Figure 17)

| NO. | PARAMETER |  | 'C6701-120 |  | $\begin{aligned} & \hline \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | tosu(CEV-SSCLKH) | Output setup time, $\overline{\mathrm{CEx}}$ valid before SSCLK high | 0.5P-1.3 |  | 0.5P-1.3 |  | ns |
| 2 | $\mathrm{t}_{\text {oh(SSCLKH-CEV) }}$ | Output hold time, $\overline{\mathrm{CEx}}$ valid after SSCLK high | 0.5P-2.9 |  | 0.5P - 2.3 |  | ns |
| 3 | tosu(BEV-SSCLKH) | Output setup time, $\overline{\mathrm{BEx}}$ valid before SSCLK high | 0.5P-1.3 |  | 0.5P-1.6 |  | ns |
| 4 | $\mathrm{t}_{\text {oh(SSCLKH-BEIV) }}$ | Output hold time, $\overline{B E x}$ invalid after SSCLK high | 0.5P - 2.9 |  | 0.5P - 2.3 |  | ns |
| 5 | tosu(EAV-SSCLKH) | Output setup time, EAx valid before SSCLK high | 0.5P-1.3 |  | 0.5P-1.7 |  | ns |
| 6 | toh(SSCLKH-EAIV) | Output hold time, EAx invalid after SSCLK high | 0.5P-2.9 |  | 0.5P-2.3 |  | ns |
| 9 | tosu(ADSV-SSCLKH) | Output setup time, $\overline{\text { SSADS }}$ valid before SSCLK high | 0.5P-1.3 |  | 0.5P - 1.3 |  | ns |
| 10 | $\mathrm{t}_{\text {oh( }}$ SSCLKH-ADSV) | Output hold time, $\overline{\text { SSADS }}$ valid after SSCLK high | 0.5P-2.9 |  | 0.5P - 2.3 |  | ns |
| 11 | tosu(OEV-SSCLKH) | Output setup time, $\overline{\text { SSOE }}$ valid before SSCLK high | 0.5P-1.3 |  | 0.5P-1.3 |  | ns |
| 12 | toh(SSCLKH-OEV) | Output hold time, $\overline{\text { SSOE }}$ valid after SSCLK high | 0.5P - 2.9 |  | 0.5P - 2.3 |  | ns |
| 13 | tosu(EDV-SSCLKH) | Output setup time, EDx valid before SSCLK high | 0.5P-1.3 |  | 0.5P-1.3 |  | ns |
| 14 | toh(SSCLKH-EDIV) | Output hold time, EDx invalid after SSCLK high | 0.5P-2.9 |  | 0.5P - 2.3 |  | ns |
| 15 | tosu(WEV-SSCLKH) | Output setup time, $\overline{\text { SSWE }}$ valid before SSCLK high | 0.5P-1.3 |  | 0.5P-1.3 |  | ns |
| 16 | toh(SSCLKH-WEV) | Output hold time, $\overline{\text { SSWE }}$ valid after SSCLK high | 0.5P-2.9 |  | 0.5P-2.3 |  | ns |

$\dagger$ When the PLL is used (CLKMODE $\times 4$ ), $P=1 / C P U$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$. For CLKMODE $\times 1,0.5$ P is defined as PH (pulse duration of CLKIN high) for all output setup times; 0.5 P is defined as PL (pulse duration of CLKIN low) for all output hold times.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)


Figure 16. SBSRAM Read Timing (Full-Rate SSCLK)


Figure 17. SBSRAM Write Timing (Full-Rate SSCLK)
timing requirements for synchronous-burst SRAM cycles (half-rate SSCLK) (see Figure 18)

| NO. |  |  | C6701-120 <br> C6701-150 <br> C6701-167 | UNIT |
| :---: | :---: | :--- | :---: | :---: |
|  |  |  | MIN |  |

switching characteristics for synchronous-burst SRAM cycles $\dagger$ (half-rate SSCLK)
(see Figure 18 and Figure 19)

| NO. | PARAMETER |  | C6701-120 |  | $\begin{aligned} & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | tosu(CEV-SSCLKH) | Output setup time, $\overline{\mathrm{CEx}}$ valid before SSCLK high | 1.5P-4.5 |  | 1.5P-4.5 |  | ns |
| 2 | toh(SSCLKH-CEV) | Output hold time, $\overline{\mathrm{CEx}}$ valid after SSCLK high | 0.5P-2.5 |  | 0.5P-2 |  | ns |
| 3 | tosu(BEV-SSCLKH) | Output setup time, $\overline{\mathrm{BEx}}$ valid before SSCLK high | 1.5P-4.5 |  | 1.5P-4.5 |  | ns |
| 4 | $\mathrm{t}_{\text {oh(SSCLKH-BEIV) }}$ | Output hold time, $\overline{\mathrm{BEx}}$ invalid after SSCLK high | 0.5P-2.5 |  | 0.5P-2 |  | ns |
| 5 | tosu(EAV-SSCLKH) | Output setup time, EAx valid before SSCLK high | 1.5P-4.5 |  | 1.5P-4.5 |  | ns |
| 6 | toh(SSCLKH-EAIV) | Output hold time, EAx invalid after SSCLK high | 0.5P-2.5 |  | 0.5P-2 |  | ns |
| 9 | tosu(ADSV-SSCLKH) | Output setup time, $\overline{\text { SSADS }}$ valid before SSCLK high | 1.5P-4.5 |  | 1.5P-4.5 |  | ns |
| 10 | toh(SSCLKH-ADSV) | Output hold time, $\overline{\text { SSADS }}$ valid after SSCLK high | 0.5P-2.5 |  | 0.5P-2 |  | ns |
| 11 | tosu(OEV-SSCLKH) | Output setup time, $\overline{\text { SSOE }}$ valid before SSCLK high | 1.5P-4.5 |  | 1.5P-4.5 |  | ns |
| 12 | $\mathrm{t}_{\text {oh(SSCLKH-OEV) }}$ | Output hold time, $\overline{\text { SSOE }}$ valid after SSCLK high | 0.5P-2.5 |  | 0.5P-2 |  | ns |
| 13 | tosu(EDV-SSCLKH) | Output setup time, EDx valid before SSCLK high | 1.5P-4.5 |  | 1.5P-4.5 |  | ns |
| 14 | toh(SSCLKH-EDIV) | Output hold time, EDx invalid after SSCLK high | 0.5P-2.5 |  | 0.5P-2 |  | ns |
| 15 | tosu(WEV-SSCLKH) | Output setup time, $\overline{\text { SSWE }}$ valid before SSCLK high | 1.5P-4.5 |  | 1.5P-4.5 |  | ns |
| 16 | toh(SSCLKH-WEV) | Output hold time, SSWE valid after SSCLK high | 0.5P-2.5 |  | 0.5P-2 |  | ns |

$\dagger$ When the PLL is used (CLKMODE x4), $P=1 / C P U$ clock frequency in ns. For example, when running parts at 167 MHz , use $P=6 \mathrm{~ns}$. For CLKMODE x1:
$1.5 P=P+P H$, where $P=1 / C P U$ clock frequency, and $P H=$ pulse duration of CLKIN high.
$0.5 \mathrm{P}=\mathrm{PL}$, where $\mathrm{PL}=$ pulse duration of CLKIN Iow.


Figure 18. SBSRAM Read Timing (1/2 Rate SSCLK)


Figure 19. SBSRAM Write Timing (1/2 Rate SSCLK)

## SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles (see Figure 20)

| NO. |  |  | $\begin{array}{l}\text { C6701-120 } \\ \text { C6701-150 } \\ \text { C6701-167 }\end{array}$ | UNIT |
| :---: | :---: | :--- | ---: | :---: |
|  |  |  | MIN |  |$]$

switching characteristics for synchronous DRAM cycles $\dagger$ (see Figure 20-Figure 25)

| NO. | PARAMETER |  | C6701-120 |  | $\begin{aligned} & \hline \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | tosu(CEV-SDCLKH) | Output setup time, $\overline{\mathrm{CEx}}$ valid before SDCLK high | 1.5P-4 |  | 1.5P-4 |  | ns |
| 2 | toh(SDCLKH-CEV) | Output hold time, $\overline{\text { CEx }}$ valid after SDCLK high | 0.5P - 1.9 |  | 0.5P-1.5 |  | ns |
| 3 | tosu(BEV-SDCLKH) | Output setup time, $\overline{\mathrm{BEx}}$ valid before SDCLK high | 1.5P-4 |  | 1.5P-4 |  | ns |
| 4 | toh(SDCLKH-BEIV) | Output hold time, $\overline{\mathrm{BEx}}$ invalid after SDCLK high | 0.5P - 1.9 |  | 0.5P-1.5 |  | ns |
| 5 | tosu(EAV-SDCLKH) | Output setup time, EAx valid before SDCLK high | 1.5P-4 |  | 1.5P-4 |  | ns |
| 6 | toh(SDCLKH-EAIV) | Output hold time, EAx invalid after SDCLK high | 0.5P-1.9 |  | 0.5P-1.5 |  | ns |
| 9 | tosu(SDCAS-SDCLKH) | Output setup time, $\overline{\text { SDCAS }}$ valid before SDCLK high | 1.5P-4 |  | 1.5P-4 |  | ns |
| 10 | toh(SDCLKH-SDCAS) | Output hold time, $\overline{\text { SDCAS }}$ valid after SDCLK high | 0.5P-1.9 |  | 0.5P-1.5 |  | ns |
| 11 | tosu(EDV-SDCLKH) | Output setup time, EDx valid before SDCLK high | 1.5P-4 |  | 1.5P-4 |  | ns |
| 12 | toh(SDCLKH-EDIV) | Output hold time, EDx invalid after SDCLK high | 0.5P-1.9 |  | 0.5P-1.5 |  | ns |
| 13 | tosu(SDWE-SDCLKH) | Output setup time, $\overline{\text { SDWE }}$ valid before SDCLK high | 1.5P-4 |  | 1.5P-4 |  | ns |
| 14 | $\mathrm{t}_{\text {oh(SDCLKH-SDWE) }}$ | Output hold time, $\overline{\text { SDWE }}$ valid after SDCLK high | 0.5P - 1.9 |  | 0.5P-1.5 |  | ns |
| 15 | tosu(SDA10V-SDCLKH) | Output setup time, SDA10 valid before SDCLK high | 1.5P - 4 |  | 1.5P-4 |  | ns |
| 16 | toh(SDCLKH-SDA10IV) | Output hold time, SDA10 invalid after SDCLK high | 0.5P-1.9 |  | 0.5P-1.5 |  | ns |
| 17 | tosu(SDRAS-SDCLKH) | Output setup time, $\overline{\text { SDRAS }}$ valid before SDCLK high | 1.5P - 4 |  | 1.5P-4 |  | ns |
| 18 | toh(SDCLKH-SDRAS) | Output hold time, $\overline{\text { SDRAS }}$ valid after SDCLK high | 0.5P-1.9 |  | 0.5P-1.5 |  | ns |

† When the PLL is used (CLKMODE x4), $\mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$. For CLKMODE x1:
$1.5 \mathrm{P}=\mathrm{P}+\mathrm{PH}$, where $\mathrm{P}=1 /$ CPU clock frequency, and $\mathrm{PH}=$ pulse duration of CLKIN high.
$0.5 \mathrm{P}=\mathrm{PL}$, where $\mathrm{PL}=$ pulse duration of CLKIN low.


Figure 20. Three SDRAM Read Commands


Figure 21. Three SDRAM Write Commands

## SYNCHRONOUS DRAM TIMING (CONTINUED)



Figure 22. SDRAM ACTV Command


Figure 23. SDRAM DCAB Command

## SYNCHRONOUS DRAM TIMING (CONTINUED)



Figure 24. SDRAM REFR Command


Figure 25. SDRAM MRS Command

## $\overline{\text { HOLD } / \overline{H O L D A}}$ TIMING

## timing requirements for the hold/hold acknowledge cycles $\dagger$ (see Figure 26)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\text {su( }}$ (HOLDH-CKO1H) | Setup time, $\overline{\text { HOLD }}$ high before CLKOUT1 high | 5 |  | ns |
| 2 | $\mathrm{th}_{\text {(CKO1H-HOLDL) }}$ | Hold time, $\overline{\text { HOLD }}$ low after CLKOUT1 high | 2 |  | ns |

$\dagger \overline{\mathrm{HOLD}}$ is synchronized internally. Therefore, if setup and hold times are not met, it will either be recognized in the current cycle or in the next cycle. Thus, $\overline{\text { HOLD }}$ can be an asynchronous input.

## switching characteristics for the hold/hold acknowledge cycles $\ddagger$ (see Figure 26)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 3 | tR(HOLDL-EMHZ) | Response time, $\overline{\text { HOLD }}$ low to EMIF high impedance | 4P | § | ns |
| 4 | tr(EMHZ-HOLDAL) | Response time, EMIF high impedance to $\overline{\text { HOLDA }}$ low |  | 2P | ns |
| 5 | tR(HOLDH-HOLDAH) | Response time, $\overline{\mathrm{HOLD}}$ high to $\overline{\mathrm{HOLDA}}$ high | 4P | 7 P | ns |
| 6 | $\left.\mathrm{t}_{\mathrm{d}(\mathrm{CKO1H}} \mathrm{HOLDAL}\right)$ | Delay time, CLKOUT1 high to $\overline{\text { HOLDA }}$ valid | 1 | 8 | ns |
| 7 | $\left.\mathrm{t}_{\mathrm{d}(\mathrm{CKO1H}} \mathrm{BHZ}\right)$ | Delay time, CLKOUT1 high to EMIF Bus high impedance ${ }^{\text {d }}$ | 1 | 8 | ns |
| 8 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1H}-\mathrm{BLZ})$ | Delay time, CLKOUT1 high to EMIF Bus low impedance\\| | 1 | 12 | ns |
| 9 | tR(HOLDH-BLZ) | Response time, $\overline{\text { HOLD }}$ high to EMIF Bus low impedance ${ }^{\text {d }}$ | 3P | 6 P | ns |

$\ddagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
§ All pending EMIF transactions are allowed to complete before $\overline{\text { HOLDA }}$ is asserted. The worst cases for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 $=1$. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting the NOHOLD $=1$.



Figure 26. $\overline{\text { HOLD }} / \overline{\text { HOLDA }}$ Timing

## RESET TIMING

## timing requirements for reset (see Figure 27)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{w}}$ (RESET) | Width of the $\overline{\text { RESET }}$ pulse (PLL stable) ${ }^{\dagger}$ | 10 |  | CLKOUT1 cycles |
|  |  | Width of the $\overline{\text { RESET }}$ pulse (PLL needs to sync up) ${ }^{\ddagger}$ | 250 |  | $\mu \mathrm{s}$ |

$\dagger$ This parameter applies to CLKMODE $\times 1$ when CLKIN is stable and applies to CLKMODE $\times 4$ when CLKIN and PLL are stable.
$\ddagger$ This parameter only applies to CLKMODE x4. The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to $250 \mu$ s to stabilize following device powerup or after PLL configuration has been changed. During that time, $\overline{\text { RESET }}$ must be asserted to ensure proper device operation. See the clock PLL section for PLL lock times.
switching characteristics during reset§§ (see Figure 27)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX |  |
| 2 | tr(RESET) | Response time to change of value in $\overline{\mathrm{RESET}}$ signal | 1 | CLKOUT1 cycles |
| 3 | $\mathrm{td}_{\mathrm{d}}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{CKO} 2 \mathrm{IV})$ | Delay time, CLKOUT1 high to CLKOUT2 invalid | -1 | ns |
| 4 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{CKO} 2 \mathrm{~V})}$ | Delay time, CLKOUT1 high to CLKOUT2 valid | 10 | ns |
| 5 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO1H}}$-SDCLKIV) | Delay time, CLKOUT1 high to SDCLK invalid | -1 | ns |
| 6 | $\mathrm{t}_{\mathrm{d}(\text { (CKO1H-SDCLKV) }}$ | Delay time, CLKOUT1 high to SDCLK valid | 10 | ns |
| 7 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO1H}-\mathrm{SSCKIV})}$ | Delay time, CLKOUT1 high to SSCLK invalid | -1 | ns |
| 8 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{SSCKV})}$ | Delay time, CLKOUT1 high to SSCLK valid | 10 | ns |
| 9 | $\mathrm{t}_{\mathrm{d}(\text { (CKO1H-LOWIV) }}$ | Delay time, CLKOUT1 high to low group invalid | -1 | ns |
| 10 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO1H}}$ LOWV) | Delay time, CLKOUT1 high to low group valid | 10 | ns |
| 11 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{HIGHIV})}$ | Delay time, CLKOUT1 high to high group invalid | -1 | ns |
| 12 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1H}-\mathrm{HIGHV})$ | Delay time, CLKOUT1 high to high group valid | 10 | ns |
| 13 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO1H}-\mathrm{ZHZ})$ | Delay time, CLKOUT1 high to Z group high impedance | -1 | ns |
| 14 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{ZV})}$ | Delay time, CLKOUT1 high to $Z$ group valid | 10 | ns |

§ Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1.
High group consists of:
Z group consists of:
HINT.
EA[21:2], ED[31:0], $\overline{\mathrm{CE}[3: 0]}, \overline{\mathrm{BE}[3: 0]}, \overline{A R E}, \overline{\mathrm{AWE}}, \overline{\mathrm{AOE}}, \overline{\text { SSADS }}, \overline{\text { SSOE }}, \overline{\text { SSWE }}$, SDA10, $\overline{\text { SDRAS }}, \overline{\text { SDCAS }}$ SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.
ๆ $\overline{\mathrm{HRDY}}$ is gated by input $\overline{\mathrm{HCS}}$.
If $\overline{\mathrm{HCS}}=0$ at device reset, $\overline{\mathrm{HRDY}}$ belongs to the high group.
If $\overline{\mathrm{HCS}}=1$ at device reset, $\overline{\mathrm{HRDY}}$ belongs to the low group.

## RESET TIMING (CONTINUED)



Figure 27. Reset Timing

## EXTERNAL INTERRUPT TIMING

timing requirements for interrupt response cycles $\dagger \ddagger$ (see Figure 28)

| NO. |  |  | $\begin{array}{l}\text { C6701-120 } \\ \text { C6701-150 } \\ \text { C6701-167 }\end{array}$ | UNIT |
| :---: | :--- | :--- | :--- | :--- |
|  |  |  | MIN |  |$]$

$\dagger$ Interrupt signals are synchronized internally and are potentially recognized one cycle later if setup and hold times are violated. Thus, they can be connected to asynchronous inputs.
$\ddagger P=1 / C P U$ clock frequency in ns. For example, when running parts at 167 MHz , use $P=6$ ns.
switching characteristics during interrupt response cycles§ (see Figure 28)

| NO. | PARAMETER |  | $\begin{aligned} & \mathrm{C} 6701-120 \\ & \mathrm{C} 6701-150 \\ & \mathrm{C} 6701-167 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | tR(EINTH-IACKH) | Response time, EXT_INTx high to IACK high | 9 P |  | ns |
| 4 | $\mathrm{t}_{\mathrm{d}(\text { (CKO2L-IACKV) }}$ | Delay time, CLKOUT2 low to IACK valid | -0.5P | 13-0.5P | ns |
| 5 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO2L-INUMV)}$ | Delay time, CLKOUT2 low to INUMx valid |  | 10-0.5P | ns |
| 6 | $\mathrm{td}_{\text {(CKO2L-INUMIV) }}$ | Delay time, CLKOUT2 low to INUMx invalid | -0.5P |  | ns |

$\S P=1 / C P U$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
When the PLL is used (CLKMODE $\times 4$ ), $0.5 \mathrm{P}=1 /(2 \times$ CPU clock frequency).
For CLKMODE $\times 1: 0.5 \mathrm{P}=\mathrm{PH}$, where PH is the high period of CLKIN.


Figure 28. Interrupt Timing

## HOST-PORT INTERFACE TIMING

timing requirements for host-port interface cycles $\dagger \ddagger$ (see Figure 29, Figure 30, Figure 31, and Figure 32)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\text {su }}$ (SEL-HSTBL) | Setup time, select signals§ valid before HSTROBE | 4 |  | ns |
| 2 | th(HSTBL-SEL) | Hold time, select signals§ valid after $\overline{\text { HSTROBE }}$ low | 2 |  | ns |
| 3 | $\mathrm{t}_{\mathrm{w}}$ (HSTBL) | Pulse duration, $\overline{\text { HSTROBE }}$ low | 2 P |  | ns |
| 4 | $\mathrm{t}_{\mathrm{w}}$ (HSTBH) | Pulse duration, $\overline{\text { HSTROBE }}$ high between consecutive accesses | 2 P |  | ns |
| 10 | $\mathrm{t}_{\text {su }}($ SEL-HASL) | Setup time, select signals§ valid before $\overline{\mathrm{HAS}}$ low | 4 |  | ns |
| 11 | th(HASL-SEL) | Hold time, select signals§ valid after $\overline{\text { HAS }}$ low | 2 |  | ns |
| 12 | $\mathrm{t}_{\text {su( }}$ (HDV-HSTBH) | Setup time, host data valid before $\overline{\text { HSTROBE }}$ high | 3 |  | ns |
| 13 | th(HSTBH-HDV) | Hold time, host data valid after $\overline{\text { HSTROBE }}$ high | 2 |  | ns |
| 14 | th(HRDYL-HSTBL) | Hold time, $\overline{\text { HSTROBE }}$ low after $\overline{\text { HRDY }}$ low. $\overline{\text { HSTROBE }}$ should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly. | 1 |  | ns |
| 18 | $\mathrm{t}_{\text {su( }}$ (HASL-HSTBL) | Setup time, $\overline{\text { HAS }}$ low before $\overline{\text { HSTROBE }}$ low | 2 |  | ns |
| 19 | th(HSTBL-HASL) | Hold time, $\overline{\text { HAS }}$ low after $\overline{\text { HSTROBE }}$ low | 2 |  | ns |

$\dagger \overline{\text { HSTROBE }}$ refers to the following logical operation on $\overline{\text { HCS }}, \overline{\text { HDS1 }}$, and $\overline{\text { HDS2: }}$ [NOT( $\overline{\text { HDS1 }}$ XOR $\overline{\text { HDS2 }})$ ] OR $\overline{H C S}$.
$\ddagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
§ Select signals include: HCNTRL[1:0], HR/W, and HHWIL.
switching characteristics during host-port interface cycles $\dagger \ddagger$ (see Figure 29, Figure 30, Figure 31, and Figure 32)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 5 | $\mathrm{t}_{\mathrm{d}}(\mathrm{HCS}$-HRDY) | Delay time, $\overline{\mathrm{HCS}}$ to $\overline{\mathrm{HRDY}}$ II | 1 | 12 | ns |
| 6 | $\mathrm{t}_{\mathrm{d}(\mathrm{HSTBL}}$ HRDYH) | Delay time, $\overline{\text { HSTROBE }}$ low to $\overline{\text { HRDY }}$ high\# | 1 | 12 | ns |
| 7 | $\mathrm{t}_{\mathrm{d}(\mathrm{HSTBL}}$ HDLZ) | Delay time, HSTROBE low to HD low impedance for an HPI read | 4 |  | ns |
| 8 | $\mathrm{t}_{\mathrm{d}(\mathrm{HDV}-\mathrm{HRDYL})}$ | Delay time, HD valid to HRDY low | P-3 | P + 3 | ns |
| 9 | $\mathrm{t}_{\text {oh( }}$ (HSTBH-HDV) | Output hold time, HD valid after $\overline{\text { HSTROBE }}$ high | 3 | 12 | ns |
| 15 | $\mathrm{td}_{\mathrm{d}}(\mathrm{HSTBH}-\mathrm{HDHZ})$ | Delay time, $\overline{\text { HSTROBE }}$ high to HD high impedance | 3 | 12 | ns |
| 16 | $\mathrm{t}_{\mathrm{d}(\mathrm{HSTBL}}$-HDV) | Delay time, HSTROBE low to HD valid | 3 | 12 | ns |
| 17 | $\mathrm{t}_{\mathrm{d}(\mathrm{HSTBH}-\mathrm{HRDYH})}$ | Delay time, $\overline{\text { HSTROBE }}$ high to $\overline{\text { HRDY }}$ highll | 1 | 12 | ns |
| 20 | $\mathrm{td}_{\mathrm{d} \text { (HASL-HRDYH) }}$ | Delay time, $\overline{\text { HAS }}$ low to $\overline{\text { HRDY }}$ high | 3 | 12 | ns |

$\dagger \overline{\mathrm{HSTROBE}}$ refers to the following logical operation on $\overline{\mathrm{HCS}}, \overline{\mathrm{HDS}}$, and $\overline{\mathrm{HDS2}}: ~[\mathrm{NOT}(\overline{\mathrm{HDS} 1} \mathrm{XOR} \overline{\mathrm{HDS}})$ ] OR $\overline{\mathrm{HCS}}$.
$\ddagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
IT $\overline{\mathrm{HCS}}$ enables $\overline{\mathrm{HRDY}}$, and $\overline{\mathrm{HRDY}}$ is always low when $\overline{\mathrm{HCS}}$ is high. The case where $\overline{\mathrm{HRDY}}$ goes high when $\overline{\mathrm{HCS}}$ falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.
\# This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of $\overline{\mathrm{HSTROBE}}$, the HPI sends the request to the DMA auxiliary channel, and HRDY remains high until the DMA auxiliary channel loads the requested data into HPID.
$\|$ This parameter is used after the second half-word of an HPID write or autoincrement read. $\overline{\text { HRDY }}$ remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the $\overline{\text { HRDY }}$ signal.

## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

## HOST-PORT INTERFACE TIMING (CONTINUED)


$\dagger \overline{\mathrm{HSTROBE}}$ refers to the following logical operation on $\overline{\mathrm{HCS}}, \overline{\mathrm{HDS} 1}$, and $\overline{\mathrm{HDS} 2}:[\mathrm{NOT}(\overline{\mathrm{HDS} 1} \mathrm{XOR} \overline{\mathrm{HDS}})]$ OR $\overline{\mathrm{HCS}}$.
Figure 29. HPI Read Timing ( $\overline{\mathrm{HAS}}$ Not Used, Tied High)

$\dagger \overline{\text { HSTROBE }}$ refers to the following logical operation on $\overline{\mathrm{HCS}}, \overline{\mathrm{HDS1} 1}$, and $\overline{\mathrm{HDS2}: ~[N O T(\overline{H D S 1}}$ XOR $\overline{\mathrm{HDS2}})]$ OR $\overline{\mathrm{HCS}}$.
Figure 30. HPI Read Timing ( $\overline{\text { HAS }}$ Used)

# TMS320C6701 <br> FLOATING-POINT DIGITAL SIGNAL PROCESSOR 

SPRS067F - MAY 1998 - REVISED MARCH 2004
HOST-PORT INTERFACE TIMING (CONTINUED)

$\dagger \overline{\mathrm{HSTROBE}}$ refers to the following logical operation on $\overline{\mathrm{HCS}}, \overline{\mathrm{HDS} 1}$, and $\overline{\mathrm{HDS} 2}$ : [NOT( $\overline{\mathrm{HDS} 1}$ XOR $\overline{\mathrm{HDS} 2)}]$ OR $\overline{\mathrm{HCS}}$.
Figure 31. HPI Write Timing ( $\overline{\text { HAS }}$ Not Used, Tied High)

$\dagger \overline{\text { HSTROBE }}$ refers to the following logical operation on $\overline{\text { HCS }}$, $\overline{\text { HDS1 }}$, and $\overline{\text { HDS2: }}$ [NOT( $\overline{\text { HDS1 }}$ XOR $\overline{\text { HDS2 }})]$ OR $\overline{\text { HCS }}$.
Figure 32. HPI Write Timing ( $\overline{\text { HAS Used) }}$

## MULTICHANNEL BUFFERED SERIAL PORT TIMING

## timing requirements for McBSP $\dagger \ddagger$ (see Figure 33)

| NO. |  |  |  | $\begin{aligned} & \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX |  |
| 2 | $\mathrm{t}_{\mathrm{C}}$ (CKRX) | Cycle time, CLKR/X | CLKR/X ext | 2P§ |  | ns |
| 3 | $\mathrm{t}_{\mathrm{w}}$ (CKRX) | Pulse duration, CLKR/X high or CLKR/X low | CLKR/X ext | P-14 |  | ns |
| 5 | $\mathrm{t}_{\text {su }}$ (FRH-CKRL) | Setup time, external FSR high before CLKR low | CLKR int | 13 |  | ns |
|  |  |  | CLKR ext | 4 |  |  |
| 6 | th(CKRL-FRH) | Hold time, external FSR high after CLKR low | CLKR int | 7 |  | ns |
|  |  |  | CLKR ext | 4 |  |  |
| 7 | $\mathrm{t}_{\text {su }}$ (DRV-CKRL) | Setup time, DR valid before CLKR low | CLKR int | 10 |  | ns |
|  |  |  | CLKR ext | 1 |  |  |
| 8 | th(CKRL-DRV) | Hold time, DR valid after CLKR low | CLKR int | 4 |  | ns |
|  |  |  | CLKR ext | 4 |  |  |
| 10 | $\mathrm{t}_{\text {su }}(\mathrm{FXH}-\mathrm{CKXL}$ ) | Setup time, external FSX high before CLKX low | CLKX int | 13 |  | ns |
|  |  |  | CLKX ext | 4 |  |  |
| 11 | th(CKXL-FXH) | Hold time, external FSX high after CLKX low | CLKX int | 7 |  | ns |
|  |  |  | CLKX ext | 3 |  |  |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger C L K R P=C L K X P=F S R P=F S X P=0$. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
$\S$ The maximum McBSP bit rate is 50 MHz ; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or $20 \mathrm{~ns}(50 \mathrm{MHz})$, whichever value is larger. For example, when running parts at $167 \mathrm{MHz}(\mathrm{P}=6 \mathrm{~ns})$, use 20 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at $80 \mathrm{MHz}(\mathrm{P}=12.5 \mathrm{~ns})$, use $2 \mathrm{P}=25 \mathrm{~ns}(40 \mathrm{MHz})$ as the minimum CLKR/X clock cycle. The maximum McBSP bit rate applies when the serial port is a master of clock and frame syncs and the other device the McBSP communicates to is a slave.
IT The minimum CLKR/X pulse duration is either $(P-1)$ or 9 ns , whichever is larger. For example, when running parts at $167 \mathrm{MHz}(P=6 \mathrm{~ns})$, use 9 ns as the minimum CLKR/X pulse duration. When running parts at $80 \mathrm{MHz}(P=12.5 \mathrm{~ns})$, use $(P-1)=11.5 \mathrm{~ns}$ as the minimum CLKR/X pulse duration.

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

## switching characteristics for McBSP $\ddagger \ddagger$ (see Figure 33)

| NO. | PARAMETER |  |  | $\begin{aligned} & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{d} \text { (CKSH-CKRXH) }}$ | Delay time, CLKS high to CLKR/X high for internal CLKR/X gen CLKS input | erated from | 3 | 15 | ns |
| 2 | $\mathrm{t}_{\mathrm{C}}$ (CKRX) | Cycle time, CLKR/X | CLKR/X int | 2P§『 |  | ns |
| 3 | tw(CKRX) | Pulse duration, CLKR/X high or CLKR/X low | CLKR/X int | C-1\# | C + 1\# | ns |
| 4 | $\mathrm{td}_{\mathrm{d}}(\mathrm{CKRH}$-FRV) | Delay time, CLKR high to internal FSR valid | CLKR int | -4 | 4 | ns |
| 9 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKXH}-\mathrm{FXV})$ | Delay time, CLKX high to internal FSX valid | CLKX int | -4 | 5 | ns |
|  |  |  | CLKX ext | 3 | 16 |  |
| 12 | $t_{\text {dis( }}(\mathrm{CKXH}-\mathrm{DXHZ})$ | Disable time, DX high impedance following last data bit from CLKX high | CLKX int | -3 | 2 | ns |
|  |  |  | CLKX ext | 2 | 9 |  |
| 13 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKXH}-\mathrm{DXV})$ | Delay time, CLKX high to DX valid. | CLKX int | -2 | 4 | ns |
|  |  |  | CLKX ext | 3 | 16 |  |
| 14 | $\mathrm{t}_{\mathrm{d}}(\mathrm{FXH}-\mathrm{DXV})$ | Delay time, FSX high to DX valid. ONLY applies when in data delay 0 (XDATDLY = 00b) mode. | FSX int | -2 | 4 | ns |
|  |  |  | FSX ext | 2 | 10 |  |

$\dagger$ CLKRP $=$ CLKXP $=$ FSRP $=$ FSXP $=0$. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
$\ddagger$ Minimum delay times also represent minimum output hold times.
$\S P=1 / C P U$ clock frequency in ns. For example, when running parts at 167 MHz , use $P=6 \mathrm{~ns}$.
II The maximum McBSP bit rate is 50 MHz ; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 20 ns ( 50 MHz ), whichever value is larger. For example, when running parts at $167 \mathrm{MHz}(\mathrm{P}=6 \mathrm{~ns})$, use 20 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at $80 \mathrm{MHz}(\mathrm{P}=12.5 \mathrm{~ns})$, use $2 \mathrm{P}=25 \mathrm{~ns}(40 \mathrm{MHz})$ as the minimum CLKR/X clock cycle. The maximum McBSP bit rate applies when the serial port is a master of clock and frame syncs and the other device the McBSP communicates to is a slave.
\#C = HorL
$S=$ sample rate generator input clock $=P$ if CLKSM $=1(P=1 /$ CPU clock frequency $)$
$=$ sample rate generator input clock $=$ P_clks if CLKSM $=0$ ( $\mathrm{P} \_$clks $=$CLKS period )
$\mathrm{H}=\mathrm{CLKX}$ high pulse width $=(\mathrm{CLKGDV} / 2+1) * \mathrm{~S}$ if CLKGDV is even
$=($ CLKGDV +1$) / 2$ * S if CLKGDV is odd or zero
$L=C L K X$ low pulse width $=(C L K G D V / 2) * S$ if CLKGDV is even
$=($ CLKGDV +1$) / 2 * S$ if CLKGDV is odd or zero
CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 50 MHz limit.

## TMS320C6701

## FLOATING-POINT DIGITAL SIGNAL PROCESSOR

## MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)



Figure 33. McBSP Timings
timing requirements for FSR when GSYNC = 1 (see Figure 34)

| NO. |  |  | $\begin{array}{l}\text { C6701-120 } \\ \text { C6701-150 } \\ \text { C6701-167 }\end{array}$ | UNIT |
| :---: | :---: | :--- | ---: | :---: |
|  |  |  | MIN |  |$]$.



Figure 34. FSR Timing When GSYNC $=1$

## MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $\mathbf{0} \dagger \ddagger$ (see Figure 35)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MASTER |  | SLAVE |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 4 | tsu(DRV-CKXL) | Setup time, DR valid before CLKX low | 12 |  | 2-3P |  | ns |
| 5 | th(CKXL-DRV) | Hold time, DR valid after CLKX low | 4 |  | $5+6 \mathrm{P}$ |  | ns |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM $=C L K G D V=1$.
switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0† $\ddagger$ (see Figure 35)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MASTER§ |  | SLAVE |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | $\mathrm{th}^{\text {(CKXL-FXL) }}$ | Hold time, FSX low after CLKX lowd | T-4 | T + 4 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{d}(\mathrm{FXL}-\mathrm{CKXH})}$ | Delay time, FSX low to CLKX high\# | L-4 | L + 4 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKXH}}$-DXV) | Delay time, CLKX high to DX valid | -4 | 4 | $3 P+1$ | $5 \mathrm{P}+17$ | ns |
| 6 | ${ }^{\text {dis }}$ (CKXL-DXHZ) | Disable time, DX high impedance following last data bit from CLKX Iow | L-2 | L + 3 |  |  | ns |
| 7 | $\mathrm{t}_{\text {dis }}(\mathrm{FXH}-\mathrm{DXHZ})$ | Disable time, DX high impedance following last data bit from FSX high |  |  | P + 4 | $3 \mathrm{P}+17$ | ns |
| 8 | $\mathrm{t}_{\text {d(FXL-DXV) }}$ | Delay time, FSX low to DX valid |  |  | $2 \mathrm{P}+1$ | $4 \mathrm{P}+13$ | ns |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM = CLKGDV $=1$.
$\S S=$ sample rate generator input clock $=P$ if CLKSM $=1$ ( $P=1 /$ CPU clock frequency)
$=$ sample rate generator input clock $=P$ _clks if CLKSM $=0$ ( $P$ _clks $=$ CLKS period $)$
$\mathrm{T}=$ CLKX period $=(1+$ CLKGDV $) * S$
$\mathrm{H}=\mathrm{CLKX}$ high pulse width $=(\mathrm{CLKGDV} / 2+1) * \mathrm{~S}$ if CLKGDV is even
$=($ CLKGDV +1$) / 2 * S$ if CLKGDV is odd or zero
$L=C L K X$ low pulse width $=(C L K G D V / 2) * S$ if CLKGDV is even
$=($ CLKGDV +1$) / 2$ * $S$ if CLKGDV is odd or zero
I FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
CLKXM $=$ FSXM $=1$, CLKRM $=$ FSRM $=0$ for master McBSP
CLKXM $=$ CLKRM $=$ FSXM $=$ FSRM $=0$ for slave McBSP
\# FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).


Figure 35. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

## MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0 \dagger \ddagger$ (see Figure 36)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MASTER |  | SLAVE |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 4 | $\mathrm{t}_{\text {su( }}$ (DRV-CKXH) | Setup time, DR valid before CLKX high | 12 |  | 2-3P |  | ns |
| 5 | th(CKXH-DRV) | Hold time, DR valid after CLKX high | 4 |  | $5+6 \mathrm{P}$ |  | ns |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM $=$ CLKGDV $=1$.
switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0† $\ddagger$ (see Figure 36)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \mathrm{C} 6701-120 \\ & \mathrm{C} 6701-150 \\ & \mathrm{C} 6701-167 \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MASTER§ |  | SLAVE |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | th(CKXL-FXL) | Hold time, FSX low after CLKX lowd | L-4 | L+4 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{d}(\text { (FXL-CKXH) }}$ | Delay time, FSX low to CLKX high\# | T-4 | T+4 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKXL}}$-DXV) | Delay time, CLKX low to DX valid | -4 | 4 | $3 \mathrm{P}+1$ | $5 \mathrm{P}+17$ | ns |
| 6 | $t_{\text {dis(CKXL-DXHZ) }}$ | Disable time, DX high impedance following last data bit from CLKX Iow | -2 | 4 | $3 P+4$ | $5 \mathrm{P}+17$ | ns |
| 7 | $\mathrm{t}_{\mathrm{d}(\mathrm{FXL}}$-DXV) | Delay time, FSX low to DX valid | H-2 | H+3 | $2 \mathrm{P}+1$ | $4 \mathrm{P}+13$ | ns |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM $=$ CLKGDV $=1$.
$\S S=$ sample rate generator input clock $=P$ if CLKSM $=1$ ( $P=1 / C P U$ clock frequency $)$
$=$ sample rate generator input clock $=P$ _clks if CLKSM $=0$ ( $P$ _clks $=$ CLKS period $)$
$T=C L K X$ period $=(1+$ CLKGDV $) * S$
$H=C L K X$ high pulse width $=(C L K G D V / 2+1) * S$ if CLKGDV is even
$=($ CLKGDV +1$) / 2$ * $S$ if CLKGDV is odd or zero
$L=C L K X$ low pulse width $=(C L K G D V / 2)^{*} S$ if CLKGDV is even
$=($ CLKGDV +1$) / 2^{*} S$ if CLKGDV is odd or zero
I FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
CLKXM $=\mathrm{FSXM}=1, \mathrm{CLKRM}=\mathrm{FSRM}=0$ for master McBSP
CLKXM $=\mathrm{CLKRM}=\mathrm{FSXM}=\mathrm{FSRM}=0$ for slave McBSP
\# FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).


Figure 36. McBSP Timing as SPI Master or Slave: CLKSTP $=11 \mathrm{~b}$, CLKXP $=0$

## MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1 \dagger \ddagger$ (see Figure 37)

| NO. |  | $\begin{array}{c}\text { C6701-120 } \\ \text { C6701-150 }\end{array}$ |  |
| :---: | :--- | :--- | ---: | ---: | :---: | :---: |
|  |  |  |  |$]$

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM $=$ CLKGDV $=1$.
switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1 \dagger \ddagger$ (see Figure 37)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MASTER§ |  | SLAVE |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | $\mathrm{th}^{\text {(CKXH-FXL) }}$ | Hold time, FSX low after CLKX highd | T-4 | T+4 |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{d}(\mathrm{FXL}-\mathrm{CKXL}}$ ) | Delay time, FSX low to CLKX low\# | H-4 | H+4 |  |  | ns |
| 3 | $\mathrm{t}_{\mathrm{d}(\text { (CKXL-DXV) }}$ | Delay time, CLKX low to DX valid | -4 | 4 | $3 P+1$ | $5 \mathrm{P}+17$ | ns |
| 6 | ${ }^{\text {dis }}$ (CKXH-DXHZ) | Disable time, DX high impedance following last data bit from CLKX high | H-2 | H+3 |  |  | ns |
| 7 | ${ }^{\text {dis }}$ (FXH-DXHZ) | Disable time, DX high impedance following last data bit from FSX high |  |  | P + 4 | $3 \mathrm{P}+17$ | ns |
| 8 | $\mathrm{t}_{\text {d(FXL-DXV) }}$ | Delay time, FSX low to DX valid |  |  | $2 \mathrm{P}+1$ | $4 \mathrm{P}+13$ | ns |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM $=$ CLKGDV $=1$.
$\S S=$ sample rate generator input clock $=P$ if CLKSM $=1$ ( $P=1 /$ CPU clock frequency)
$=$ sample rate generator input clock $=\mathrm{P}$ _clks if CLKSM $=0$ ( P _clks $=$ CLKS period $)$
$T=C L K X$ period $=(1+$ CLKGDV $) * S$
$\mathrm{H}=\mathrm{CLKX}$ high pulse width $=(\mathrm{CLKGDV} / 2+1) * \mathrm{~S}$ if CLKGDV is even
$=($ CLKGDV +1$) / 2 * S$ if CLKGDV is odd or zero
$L=C L K X$ low pulse width $=(C L K G D V / 2) * S$ if CLKGDV is even
$=($ CLKGDV +1$) / 2$ * $S$ if CLKGDV is odd or zero
$\mathbb{I}$ FSRP $=$ FSXP $=1$. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
CLKXM $=$ FSXM $=1$, CLKRM $=$ FSRM $=0$ for master McBSP
CLKXM $=$ CLKRM $=$ FSXM $=$ FSRM $=0$ for slave McBSP
\# FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)


Figure 37. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1
timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1 \dagger \ddagger$ (see Figure 38)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MASTER |  | SLAVE |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 4 | $\mathrm{t}_{\text {su( }}$ (DRV-CKXL) | Setup time, DR valid before CLKX low | 12 |  | 2-3P |  | ns |
| 5 | th(CKXL-DRV) | Hold time, DR valid after CLKX low | 4 |  | $5+6 \mathrm{P}$ |  | ns |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM $=$ CLKGDV $=1$.
switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1 \dagger \ddagger$ (see Figure 38)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MASTER§ |  | SLAVE |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 | $\mathrm{th}_{\text {(CKXH-FXL) }}$ | Hold time, FSX low after CLKX high【 | H-4 | $\mathrm{H}+4$ |  |  | ns |
| 2 | $\mathrm{t}_{\mathrm{d}(\text { (FXL-CKXL) }}$ | Delay time, FSX low to CLKX low\# | T-4 | T+4 |  |  | ns |
| 3 | td(CKXH-DXV) | Delay time, CLKX high to DX valid | -4 | 4 | $3 \mathrm{P}+1$ | $5 \mathrm{P}+17$ | ns |
| 6 | ${ }_{\text {dis }}$ (CKXH-DXHZ) | Disable time, DX high impedance following last data bit from CLKX high | -2 | 4 | $3 P+4$ | $5 \mathrm{P}+17$ | ns |
| 7 | $\mathrm{t}_{\mathrm{d}(\mathrm{FXL}}$-DXV) | Delay time, FSX low to DX valid | L-2 | L + 3 | $2 \mathrm{P}+1$ | $4 \mathrm{P}+13$ | ns |

$\dagger \mathrm{P}=1 / \mathrm{CPU}$ clock frequency in ns. For example, when running parts at 167 MHz , use $\mathrm{P}=6 \mathrm{~ns}$.
$\ddagger$ For all SPI slave modes, CLKG is programmed as $1 / 2$ of the CPU clock by setting CLKSM = CLKGDV $=1$.
$\S S=$ sample rate generator input clock $=P$ if CLKSM $=1$ ( $P=1 /$ CPU clock frequency)
$=$ sample rate generator input clock $=\mathrm{P}$ _clks if CLKSM $=0$ ( P _clks $=$ CLKS period)
$T=C L K X$ period $=(1+$ CLKGDV $)$ *
$H=$ CLKX high pulse width
$=(C L K G D V / 2+1) * S$ if CLKGDV is even
$=($ CLKGDV +1$) / 2 * S$ if CLKGDV is odd or zero
$\mathrm{L}=$ CLKX low pulse width
$=(C L K G D V / 2) * S$ if CLKGDV is even
$=($ CLKGDV +1$) / 2$ * $S$ if CLKGDV is odd or zero
I FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
CLKXM $=$ FSXM $=1$, CLKRM $=$ FSRM $=0$ for master McBSP
CLKXM $=$ CLKRM $=$ FSXM $=$ FSRM $=0$ for slave McBSP
\# FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)


Figure 38. McBSP Timing as SPI Master or Slave: CLKSTP =11b, CLKXP = 1

## DMAC, TIMER, POWER-DOWN TIMING

switching characteristics for DMAC outputs (see Figure 39)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{d}(\mathrm{CKO}}$ (H-DMACV) | Delay time, CLKOUT1 high to DMAC valid | 2 | 11 | ns |



Figure 39. DMAC Timing
timing requirements for timer inputs (see Figure 40) $\dagger$

| NO. |  |  | C6701-120 C6701-150 C6701-167 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | tw(TINPH) | Pulse duration, TINP high | 2 P |  | ns |

$\dagger P=1 / C P U$ clock frequency in $n s$. For example, when running parts at 167 MHz , use $P=6 \mathrm{~ns}$.
switching characteristics for timer outputs (see Figure 40)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 2 | td(CKO1H-TOUTV) | Delay time, CLKOUT1 high to TOUT valid | 1 | 10 | ns |



Figure 40. Timer Timing

DMAC, TIMER, POWER-DOWN TIMING (CONTINUED)
switching characteristics for power-down outputs (see Figure 41)

| NO. | PARAMETER |  | $\begin{aligned} & \mathrm{C} 6701-120 \\ & \mathrm{C} 6701-150 \\ & \mathrm{C} 6701-167 \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{d}}(\mathrm{CKO} 1 \mathrm{H}-\mathrm{PDV})$ | Delay time, CLKOUT1 high to PD valid | 1 | 9 | ns |



Figure 41. Power-Down Timing

## JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 42)

| NO. |  |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 1 | $\mathrm{t}_{\mathrm{c}}$ (TCK) | Cycle time, TCK | 35 |  | ns |
| 3 | $\mathrm{t}_{\text {su(TDIV-TCKH) }}$ | Setup time, TDI/TMS/TRST valid before TCK high | 10 |  | ns |
| 4 | th(TCKH-TDIV) | Hold time, TDI/TMS/TRST valid after TCK high | 9 |  | ns |

switching characteristics for JTAG test port (see Figure 42)

| NO. | PARAMETER |  | $\begin{aligned} & \hline \text { C6701-120 } \\ & \text { C6701-150 } \\ & \text { C6701-167 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| 2 | td(TCKL-TDOV) | Delay time, TCK low to TDO valid | -3 | 12 | ns |



Figure 42. JTAG Test-Port Timing


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Thermally enhanced plastic package with heat slug (HSL).
D. Flip chip application only
E. Possible protrusion in this area, but within 3,50 max package height specification
F. Falls within JEDEC MO-151/BAR-2
thermal resistance characteristics (S-PBGA package)

| NO |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Air Flow LFPM $\dagger$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | R ${ }_{\text {J }}$ | Junction-to-case | 0.74 | N/A |
| 2 | $R \Theta J A$ | Junction-to-free air | 11.31 | 0 |
| 3 | R JA | Junction-to-free air | 9.60 | 100 |
| 4 | $R \Theta J A$ | Junction-to-free air | 8.34 | 250 |
| 5 | R ${ }^{\text {JA }}$ | Junction-to-free air | 7.30 | 500 |

[^3]
## REVISION HISTORY

This data sheet revision history highlights the technical changes made to the SPR067E device-specific data sheet to make it an SPRS067F revision.

Scope: Applicable updates to the C67x device family, specifically relating to the C6701 device, have been incorporated.

| PAGE(S) <br> NO. | ADDITIONS/CHANGES/DELETIONS |
| :---: | :--- |
| All | Updated the title for literature number SPRU190 to: <br> TMS320C6000 DSP Peripherals Overview Reference Guide <br> 26 |
| Added the power-down mode logic section and accompanying information. |  |

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMS320C6701GJC150 | ACtive | FCBGA | GJC | 352 | 24 | TBD | SNPB | Level-4-220C-72 HR |  | $\begin{aligned} & \text { TMS320C6701 } \\ & \text { @ 1998 TI } \\ & \text { 320C6701 } \\ & \text { GJC150 } \end{aligned}$ | Samples |
| TMS320C6701GJCA120 | ACTIVE | FCBGA | GJC | 352 | 24 | TBD | SNPB | Level-4-220C-72 HR |  | $\begin{aligned} & \hline \text { TMS320C6701GJC } \\ & \text { @ } 1998 \mathrm{TI} \\ & \text { A120 } \\ & \text { 320C6701 } \\ & \hline \end{aligned}$ | Samples |
| TMSC6701GJC16719V | ACTIVE | FCBGA | GJC | 352 | 24 | TBD | SNPB | Level-4-220C-72 HR | 0 to 0 | TMS320C6701GJC <br> @ 1998 TI <br> 320C6701 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annul basis

OTHER QUALIFIED VERSIONS OF TMS320C6701 :

- Catalog: SM320C6701
- Enhanced Product: SM320C6701-EP
- Military: SMJ320C6701

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Thermally enhanced plastic package with heat slug (HSL).
D. Flip chip application only
E. Possible protrusion in this area, but within 3,50 max package height specification
F. Falls within JEDEC MO-151/BAR-2

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Tl's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.
Tl's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate Tl products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.
Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such Tl Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify Tl and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.


[^0]:    VelociTl is a trademark of Texas Instruments.
    Motorola is a trademark of Motorola, Inc.
    † IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

[^1]:    $\dagger \mathrm{I}=$ Input, $\mathrm{O}=$ Output, $\mathrm{Z}=$ High Impedance, $\mathrm{S}=$ Supply Voltage, GND = Ground

[^2]:    $\dagger I=$ Input, $O=$ Output, $Z=$ High Impedance, $S=$ Supply Voltage, GND = Ground

[^3]:    † LFPM = Linear Feet Per Minute

