


2.6-W STEREO AUDIO POWER AMPLIFIER WITH FOUR SELECTABLE GAIN SETTINGS

FEATURES

- Compatible With PC 99 Desktop Line-Out Into 10-kΩ Load
- Internal Gain Control, Which Eliminates External Gain-Setting Resistors
- 2.6-W/Ch Output Power Into 3- Ω Load
- PC-Beep Input
- Depop Circuitry
- Stereo Input MUX
- Fully Differential Input
- Low Supply Current and Shutdown Current
- Surface-Mount Power Packaging 24-Pin TSSOP PowerPAD™



DESCRIPTION

The TPA0112 is a stereo audio power amplifier in a 24-pin TSSOP thermally enhanced package capable of delivering 2.6 W of continuous RMS power per channel into $3-\Omega$ loads. This device minimizes the number of external components needed, simplifying the design, and freeing up board space for other features. When driving 1 W into 8- Ω speakers, the TPA0112 has less than 0.8% THD+N across its specified frequency range.

Included within this device is integrated depop circuitry that virtually eliminates transients that cause noise in the speakers.

Amplifier gain is internally configured and controlled by way of two terminals (GAIN0 and GAIN1). BTL gain settings of 2, 6, 12, and 24 V/V are provided, while SE gain is always configured as 1 V/V for headphone drive. An internal input MUX allows two sets of stereo inputs to the amplifier. In notebook applications, where internal speakers are driven as BTL and the line outputs (often headphone drive) are required to be SE, the TPA0112 automatically switches into SE mode when the SE/BTL input is activated, and this reduces the gain to 1 V/V.

The TPA0112 consumes only 6 mA of supply current during normal operation. A miserly shutdown mode reduces the supply current to less than 150 μ A.

The PowerPAD package (PWP) delivers a level of thermal performance that was previously achievable only in TO-220-type packages. Thermal impedances of approximately 35°C/W are readily realized in multilayer PCB applications. This allows the TPA0112 to operate at full power into 8-Ω loads at an ambient temperature of 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



AVAILABLE OPTIONS

T _A	PACKAGED DEVICE		
	TSSOP ⁽¹⁾ (PWP)		
–40°C to 85°C	TPA0112PWP		

 The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA0112PWPR).



TERMINAL FUNCTIONS

TERMINAL			DECORPORTION		
NAME	NO.	I/O	DESCRIPTION		
BYPASS	11		Tap to voltage divider for internal mid-supply bias generator		
GAIN0	2	I	Bit 0 of gain control		
GAIN1	3	I	Bit 1 of gain control		
GND	1, 12, 13, 24		Ground connection for circuitry. Connected to the thermal pad.		
LHPIN	6	I	Left channel headphone input, selected when SE/BTL is held high		
LIN	10	I	Common left input for fully differential input. AC ground for single-ended inputs.		
LLINEIN	5	1	Left channel line input, selected when SE/BTL is held low		
LOUT+	4	0	Left channel positive output in BTL mode and positive output in SE mode		
LOUT-	9	0	Left channel negative output in BTL mode and high impedance in SE mode		
PC-BEEP	14	I	The input for PC Beep mode. PC-BEEP is enabled when a > 1.5-V (peak-to-peak) square wave is input to PC-BEEP or PCB ENABLE is high.		
PCB ENABLE	17	I	If this terminal is high, the detection circuitry for PC-BEEP is overridden and passes PC-BEEP through the amplifier, regardless of its amplitude. If PCB ENABLE is floating or low, the amplifier continues to operate normally.		
PV_{DD}	7, 18	I	Power supply for output stage		
RHPIN	20	I	Right channel headphone input, selected when SE/BTL is held high		
RIN	8	1	Common right input for fully differential input. AC ground for single-ended inputs.		
RLINEIN	23	1	Right channel line input, selected when SE/BTL is held low		
ROUT+	21	0	Right channel positive output in BTL mode and positive output in SE mode		
ROUT-	16	0	Right channel negative output in BTL mode and high-impedance in SE mode		
SHUTDOWN	22	I	Places entire IC in shutdown mode when held low, except PC-BEEP remains active		
SE/BTL	15	1	Input MUX control input. When this terminal is held high, the LHPIN or RHPIN and SE output is selected. When this terminal is held low, the LLINEIN or RLINEIN and BTL output are selected.		
V _{DD}	19	1	Analog V_{DD} input supply. This terminal needs to be isolated from PV_{DD} to achieve highest performance.		
Thermal pad			Connect to ground. Must be soldered down in all applications to properly secure the device on the PC board.		

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

V_{DD}	Supply voltage	6 V
V_{I}	Input voltage	–0.3 V to V _{DD} +0.3 V
	Continuous total power dissipation	Internally Limited (see Dissipation Rating Table)
T _A	Operating free-air temperature range	-40°C to 85°C
TJ	Operating junction temperature range	-40°C to 150°C
T _{stg}	Storage temperature range	−65°C to 85°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond thoselisted under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at theseor any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions forextended periods may affect device reliability.



DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
PWP	2.7 W ⁽¹⁾	21.8 mW/°C	1.7 W	1.4 W

(1) Please see the Texas Instrumentsdocument, PowerPAD Thermally EnhancedPackage Application Report (literature number SLMA002), for moreinformation on the PowerPAD package. The thermal data was measured on a PCBlayout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD of the before-mentioned document.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
V_{DD}	Supply voltage		4.5	5.5	V	
V _{IH}	Lligh level input voltage	SE/BTL, GAIN0, GAIN1	0.8 x V _{DD}			
	High-level input voltage	SHUTDOWN	2		v	
		SE/BTL		0.6 x V _{DD}		
V _{IL}	Low-level input voltage	GAIN0, GAIN1		$0.4 \times V_{DD}$	V	
		SHUTDOWN		0.8		
T _A	Operating free-air temperature		-40	85	°C	

ELECTRICAL CHARACTERISTICS

at specified free-air temperature, $V_{DD} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OO} $	Output offset voltage (measured differentially)	$V_1 = 0, A_V = 2 V/V$			25	mV
PSRR	Power supply rejection ratio	V _{DD} = 4.5 V to 5.5 V		77		dB
I _{IH}	High-level input current	$V_{DD} = 5.5 \text{ V}, V_{I} = V_{DD}$			900	nA
$ I_{1L} $	Low-level input current	$V_{DD} = 5.5 \text{ V}, V_{I} = 0 \text{ V}$			900	nA
I Cumply current		BTL mode		6	8	mA
I _{DD} Sup	Supply current	SE mode		3	4	IIIA
I _{DD(SD)}	Supply current, shutdown mode			150	300	μA

OPERATING CHARACTERISTICS

 $\rm V_{DD}$ = 5 V, $\rm T_A$ = 25°C, $\rm R_L$ = 8 Ω , $\rm Gain$ = 2 V/V, BTL mode

PARAMETER		TEST CO	TEST CONDITIONS		MAX	UNIT
D. Outside services		P = 2.0	THD+N = 10%	2.6		W
P _O Output power	Output power	$R_L = 3 \Omega$	THD+N = 1%	2.05		VV
THD + N	Total harmonic distortion plus noise	$P_O = 1 W$,	f = 20 Hz to 15 kHz	0.75%		
B _{OM}	Maximum output power bandwidth	THD = 5%		>15		kHz
	Supply ripple rejection ratio	f = 1 kHz, C _B = 0.47 μF	BTL mode	-72		dB
SNR	Signal-to-noise ratio			105		dB
V	Noise output voltage	$C_B = 0.47 \mu F$	BTL mode	20		\/
V _n	Noise output voltage	f = 20 Hz to 20 kHz	SE mode	18		μV_{RMS}
Z _I	Input impedance ⁽¹⁾					

(1) See Table 1 and itsassociated text.




TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
		vs Output power	1, 4-7, 10-13, 16-19, 21
THD+N	Total harmonic distortion plus noise	vs Frequency	2, 3, 8, 9, 14, 15, 20, 22
		vs Output voltage	23
V _n	Output noise voltage	vs Bandwidth	24
	Supply ripple rejection ratio	vs Frequency	25, 26
	Crosstalk	vs Frequency	27-29
	Shutdown attenuation	vs Frequency	30
SNR	Signal-to-noise ratio	vs Frequency	31
	Closed-loop respone		32-35
Po	Output power	vs Load resistance	36, 37
В	Dower discination	vs Output power	38, 39
P_D	Power dissipation	vs Ambient temperature	40

TOTAL HARMONIC DISTORTION PLUS NOISE



TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 2.



TOTAL HARMONIC DISTORTION PLUS NOISE VS FREQUENCY




Figure 3.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 5.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 4.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 6.








Figure 7.

TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 9.

TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 8.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 10.



TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 11.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 13.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 12.

TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY




Figure 14.








Figure 15.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 17.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 16.

TOTAL HARMONIC DISTORTION PLUS NOISE VS OUTPUT POWER




Figure 18.



TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 19.

TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT POWER




Figure 21.

TOTAL HARMONIC DISTORTION PLUS NOISE VS FREQUENCY




Figure 20.

TOTAL HARMONIC DISTORTION PLUS NOISE vs FREQUENCY





Figure 22.



TOTAL HARMONIC DISTORTION PLUS NOISE vs OUTPUT VOLTAGE



utput voitage – v_{RMS}

Figure 23.

SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY




Figure 25.

OUTPUT NOISE VOLTAGE VS BANDWIDTH




Figure 24.

SUPPLY RIPPLE REJECTION RATIO VS FREQUENCY






Figure 26.










SIGNAL-TO-NOISE RATIO






























Figure 39.

POWER DISSIPATION vs AMBIENT TEMPERATURE




Figure 40.



THERMAL INFORMATION

The thermally enhanced PWP package is based on the 24-pin TSSOP, but includes a thermal pad (see Figure 41) to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO-220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, have only two shortcomings: they do not address the low-profile requirements (< 2 mm) of many of today's advanced systems, and they do not offer a terminal-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PowerPAD package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PowerPAD package is designed to optimize the heat transfer to the PWB. Because of the small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a patented lead-frame design and manufacturing technique to provide a direct connection to the heat-generating IC. When this pad is soldered or otherwise thermally coupled to an external heat dissipator, high power dissipation in the ultra-thin, fine-pitch, surface-mount package can be reliably achieved.




Figure 41. Views of Thermally Enhanced PWP Package



APPLICATION INFORMATION

SELECTION OF COMPONENTS

Figure 42 and Figure 43 are schematic diagrams of typical notebook computer application circuits.





Figure 42. Typical TPA0112 Application Circuit Using Single-Ended Inputs and Input MUX



APPLICATION INFORMATION (continued)



A. A 0.1-μF ceramic capacitor should be placed as close as possible to the IC. For filtering lower frequency noise signals, a larger electrolytic capacitor of 10 μF or greater should be placed near the audio power amplifier.

Figure 43. Typical TPA0112 Application Circuit Using Differential Inputs



APPLICATION INFORMATION (continued)

GAIN-SETTING VIA GAIN0 AND GAIN1 INPUTS

The gain of the TPA0112 is set by two input terminals, GAIN0 and GAIN1.

GAIN0	GAIN1	SE/BTL	A _V
0	0	0	2 V/V
0	1	0	6 V/V
1	0	0	12 V/V
1	1	0	24 V/V
X	X	1	1 V/V


Table 1. GAIN SETTINGS

The gains listed in Table 1 are realized by changing the taps on the input resistors inside the amplifier. This causes the input impedance, Z_{l} , to be dependant on the gain setting. The actual gain settings are controlled by ratios of resistors, so the actual gain distribution from part-to-part is quite good. However, the input impedance will shift by 30% due to shifts in the actual resistance of the input impedance.

For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 10 k Ω , which is the absolute minimum input impedance of the TPA0112. At the higher gain settings, the input impedance could increase as high as 115 k Ω .

INPUT RESISTANCE

Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest value to over 6 times that value. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB or cutoff frequency also changes by over 6 times. If an additional resistor is connected from the input pin of the amplifier to ground, as shown in the following figure, the variation of the cutoff frequency will be much reduced.



The input impedance at each gain setting is given in the following table:

A_V	Z _I
24 V/V	14 kΩ
12 V/V	26 kΩ
6 V/V	45.5 kΩ
2 V/V	91 kΩ

The -3 dB frequency can be calculated using Equation 1:

$$f_{-3 \text{ dB}} = \frac{1}{2\pi C(R \parallel R_I)}$$
 (1)

If the filter must be more accurate, the value of the capacitor should be increased while the value of the resistor to ground should be decreased. In addition, the order of the filter could be increased.

(2)



INPUT CAPACITOR, C.

In the typical application, an input capacitor, C_l , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_l and the input impedance of the amplifier, Z_l , form a high-pass filter with the corner frequency determined in Equation 2.

$$f_{c(highpass)} = \frac{1}{2\pi Z_{I}C_{I}}$$

The value of C_l is important to consider as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where Z_l is 26 k Ω and the specification calls for a flat bass response down to 65 Hz. Equation 2 is reconfigured as Equation 3.

$$C_{l} = \frac{1}{2\pi Z_{l} f_{c}} \tag{3}$$

In this example, C_I is 94 nF so one would likely choose a value in the range of 0.1 μ F to 1 μ F. A further consideration for this capacitor is the leakage path from the input source through the input network (C_I) and the feedback network to the load. This leakage current creates a dc-offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

POWER SUPPLY DECOUPLING, Cs

The TPA0112 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F placed as close as possible to the device V_{DD} lead works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the audio power amplifier is recommended.

MIDRAIL BYPASS CAPACITOR, CBYP


The midrail bypass capacitor, C_{BYP} , is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode, C_{BYP} determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.

Bypass capacitor, C_{BYP} , values of 0.47- μF to 1- μF ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

(4)

OUTPUT COUPLING CAPACITOR, Cc

In the typical single-supply, SE configuration, an output coupling capacitor (C_C) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 4.



The main disadvantage, from a performance standpoint, is the load impedances are typically small, which drives the low-frequency corner higher degrading the bass response. Large values of C_C are required to pass low frequencies into the load. Consider the example where a C_C of 330 μF is chosen and loads vary from 3 Ω , 4 Ω , 8 Ω , 32 Ω , 10 k Ω , to 47 k Ω . Table 2 summarizes the frequency response characteristics of each configuration.

Table 2. COMMON-LOAD IMPEDANCES Vs LOW-FREQUENCY OUTPUT CHARACTERISTICS IN SE MODE

R _L	c _c	LOWEST FREQUENCY
3 Ω	330 μF	161 Hz
4 Ω	330 μF	120 Hz
8 Ω	330 μF	60 Hz
32 Ω	330 μF	15 Hz
10,000 Ω	330 μF	0.05 Hz
47,000 Ω	330 µF	0.01 Hz

As Table 2 indicates, most of the bass response is attenuated into a $4-\Omega$ load, an $8-\Omega$ load is adequate, headphone response is good, and drive into line-level inputs (a home stereo for example) is exceptional.

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.



BRIDGE-TIED LOAD VERSUS SINGLE-ENDED MODE

Figure 44 shows a Class-AB audio power amplifier (APA) in a BTL configuration. The TPA0112 BTL amplifier consists of two Class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This, in effect, doubles the voltage swing on the load as compared to a ground-referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields $4\times$ the output power from the same supply rail and load impedance (see Equation 5).

$$V_{(RMS)} = \frac{V_{O(PP)}}{2\sqrt{2}} \qquad \qquad Power = \frac{V_{(RMS)}^2}{R_L}$$

$$V_{DD}$$

Figure 44. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into an 8- Ω speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power, that is a 6-dB improvement—which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply, SE configuration shown in Figure 45. A coupling capacitor is required to block the dc-offset voltage from reaching the load. These capacitors can be quite large (approximately 33 μ F to 1000 μ F); so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency-limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 6.

$$f_{C} = \frac{1}{2\pi R_{L} C_{C}} \tag{6}$$



For example, a $68-\mu F$ capacitor with an $8-\Omega$ speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 45. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *Crest Factor and Thermal Considerations* section.

SINGLE-ENDED OPERATION

In SE mode (see Figure 44 and Figure 45), the load is driven from the primary amplifier output for each channel (OUT+, terminals 21 and 4).

The amplifier switches single-ended operation when the SE/BTL terminal is held high. This puts the negative outputs in a high-impedance state and reduces the amplifier's gain to 1 V/V.

BTL AMPLIFIER EFFICIENCY

Class-AB amplifiers are notoriously inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sine-wave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD} . The internal voltage drop multiplied by the RMS value of the supply current, I_{DD} rms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 46).




Figure 46. Voltage and Current Waveforms for BTL Amplifiers



Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform, both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier =
$$\frac{P_L}{P_{SUP}}$$

Where:

$$P_L = \frac{V_{L(RMS)}^2}{R_I}$$
, and $V_{L(RMS)} = \frac{V_P}{\sqrt{2}}$, therefore, $P_L = \frac{V_P^2}{2R_I}$

and
$$P_{SUP} = V_{DD} I_{DD(avg)}$$
 and $I_{DD(avg)} = \frac{1}{\pi} \int_{0}^{\pi} \frac{V_{P}}{R_{L}} \sin(t) dt = -\frac{1}{\pi} \times \frac{V_{P}}{R_{L}} \left[\cos(t) \right]_{0}^{\pi} = \frac{2V_{P}}{\pi R_{L}}$

Therefore,

$$P_{SUP} \ = \ \frac{2 \, V_{DD} \, V_P}{\pi \, R_I}$$

substituting P_I and P_{SUP} into Equation 7,

Efficiency of a BTL amplifier
$$= \frac{\frac{V_p^2}{2 R_L}}{\frac{2 V_{DD} V_p}{\pi R_L}} = \frac{\pi V_p}{4 V_{DD}}$$

Where:

$$V_P = \sqrt{2 P_L R_L}$$

 $\begin{array}{l} P_L = \text{Power delivered to load} \\ P_{SUP} = \text{Power drawn from power supply} \\ V_{L(RMS)} = RMS \text{ voltage on BTL load} \\ R_L = \text{Load resistance} \\ V_P = \text{Peak voltage on BTL load} \\ I_{DD(avg)} = \text{Average current drawn from} \\ \text{the power supply} \\ V_{DD} = \text{Power supply voltage} \\ \eta_{BTL} = \text{Efficiency of a BTL amplifier} \end{array}$

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$
(8)

Table 3 employs Equation 8 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased, resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- Ω loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

Table 3. EFFICIENCY Vs OUTPUT POWER IN 5-V, 8- Ω , BTL SYSTEMS

OUTPUT POWER (W)	EFFICIENCY (%)	PEAK VOLTAGE (V)	INTERNAL DISSIPATION (W)
0.25	31.4	2.00	0.55
0.50	44.4	2.83	0.62
1.00	62.8	4.00	0.59
1.25	70.2	4.47 ⁽¹⁾	0.53

⁽¹⁾ High peak voltages cause the THD to increase.

(7)



A final point to remember about Class-AB amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in Equation 8, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

CREST FACTOR AND THERMAL CONDITIONS

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature, the internal dissipated power at the average output power level must be used. From the TPA0112 data sheet, one can see that when the TPA0112 is operating from a 5-V supply into a 3- Ω speaker that 4-W peaks are available. Converting watts to dB:

$$P_{dB} = 10 Log \frac{P_W}{P_{ref}} = 10 Log \frac{4 W}{1 W} = 6 dB$$
 (9)

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

6 dB - 15 dB = - 9 dB (15-dB crest factor) 6 dB - 12 dB = - 6 dB (12-dB crest factor) 6 dB - 9 dB = - 3 dB (9-dB crest factor) 6 dB - 6 dB = 0 dB (6-dB crest factor) 6 dB - 3 dB = 3 dB (3-dB crest factor)

Converting dB back into watts:

$$P_W = 10^{PdB/10} \times P_{ref}$$

= 63 mW (18-dB crest factor)

= 125 mW (15-dB crest factor)

= 250 mW (9-dB crest factor)

= 500 mW (6-dB crest factor)

= 1000 mW (3-dB crest factor)

= 2000 mW (15-dB crest factor)

(10)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 2 W of continuous power output with a 3-dB crest factor, against 12-dB and 15-dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V, $3-\Omega$ system, the internal dissipation in the TPA0112 and maximum ambient temperatures is shown in Table 4.

Table 4. TPA0112 POWER RATING, 5-V, 3-Ω, STEREO

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE ⁽¹⁾		
4	2 W (3 dB)	1.7	−3°C		
4	1000 mW (6 dB)	1.6	6°C		
4	500 mW (9 dB)	1.4	24°C		
4	250 mW (12 dB)	1.1	51°C		
4	125 mW (15 dB)	0.8	78°C		
4	63 mW (18 dB)	0.6	85°C		

(1) Package limited to 85°C ambient.



Table 5.	TPA0112	POWER	RATING.	. 5-V.	. 8- Ω.	STEREC
----------	----------------	--------------	---------	--------	----------------	--------

PEAK OUTPUT POWER	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE ⁽¹⁾		
2.5 W	1250 mW (3-dB crest factor)	0.55	85°C		
2.5 W	1000 mW (4-dB crest factor)	0.62	85°C		
2.5 W	500 mW (7-dB crest factor)	0.59	85°C		
2.5 W	250 mW (10-dB crest factor)	0.53	85°C		

⁽¹⁾ Package limited to85°C ambient.

The maximum dissipated power, P_{Dmax} , is reached at a much lower output power level for a 3- Ω load than for an 8- Ω load. As a result, this simple formula for calculating $P_{D(max)}$ may be used for a 3- Ω application:

$$P_{D(max)} = \frac{2V_{DD}^2}{\pi^2 R_L} \tag{11}$$

However, in the case of an 8- Ω load, the $P_{D(max)}$ occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the $P_{D(max)}$ formula for an 8- Ω load, but do not exceed the maximum ambient temperature of 85°C.

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the PWP package is shown in the dissipation rating table (see page 4). Converting this to $\theta_{1/4}$:

$$\Theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.022} = 45^{\circ}\text{C/W}$$
(12)

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel so the dissipated power needs to be doubled for two-channel operation. Given θ_{JA} , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA0112 is 150°C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$T_A Max = T_J Max - \Theta_{JA} P_D$$

= 150 - 45(0.6 × 2) = 96°C (15-dB crest factor) (13)

A. Internal dissipation of 0.6 W is estimated for a 2-W system with 15-dB crest factor per channel. Due to process limitations, the actual T_A Max is 85°C.

Tables 4 and 5 show that for some applications no airflow is required to keep junction temperatures in the specified range. The TPA0112 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Tables 4 and 5 were calculated for maximum listening volume without distortion. When the output level is reduced, the numbers in the table change significantly. Also, using 8- Ω speakers dramatically increases the thermal performance by increasing amplifier efficiency.

SE/BTL OPERATION

The ability of the TPA0112 to easily switch between BTL and SE modes is one of its most important cost-saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where internal stereo speakers are driven in BTL mode but external headphone or speakers must be accommodated. Internal to the TPA0112, two separate amplifiers drive OUT+ and OUT−. The SE/BTL input (terminal 15) controls the operation of the follower amplifier that drives LOUT− and ROUT− (terminals 9 and 16). When SE/BTL is held low, the amplifier is on and the TPA0112 is in the BTL mode. When SE/BTL is held high, the OUT− amplifiers are in a high output impedance state, which configures the TPA0112 as an SE driver from LOUT+ and ROUT+ (terminals 4 and 21). IDD is reduced by approximately one-half in SE mode. Control of the SE/BTL input can be from a logic-level CMOS source or, more typically, from a resistor divider network as shown in Figure 47.






Figure 47. TPA0112 Resistor Divider Network Circuit

Using a readily available 1/8-in. (3,5-mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed, the $100\text{-k}\Omega/1\text{-k}\Omega$ divider pulls the SE/BTL input low. When a plug is inserted, the $1\text{-k}\Omega$ resistor is disconnected and the SE/BTL input is pulled high. When the input goes high, the OUT– amplifier is shut down causing the speaker to mute (virtually open-circuits the speaker). The OUT+ amplifier then drives through the output capacitor (C_{Ω}) into the headphone jack.

PC-BEEP OPERATION

The PC-BEEP input allows a system beep to be sent directly from a computer through the amplifier to the speakers with few external components. The input is normally activated automatically, but may be selected manually by pulling PCB ENABLE high. When the PC-BEEP input is active, both of the LINEIN and HPIN inputs are deselected and both the left and right channels are driven in BTL mode with the signal from PC-BEEP. The gain from the PC-BEEP input to the speakers is fixed at 0.3 V/V and is independent of the volume setting. When the PC-BEEP input is deselected, the amplifier returns to the previous operating mode and volume setting. Furthermore, if the amplifier is in shutdown mode, activating PC-BEEP takes the device out of shutdown and outputs the PC-BEEP signal, then returns the amplifier to shutdown mode.

When PCB ENABLE is held low, the amplifier automatically switches to PC BEEP mode after detecting a valid signal at the PC BEEP input. The preferred input signal is a square wave or pulse train with an amplitude of 1.5 V_{pp} or greater. To be a accurately detected, the signal must have a minimum of 1.5- V_{pp} amplitude, rise and fall times of less than 0.1 μ s and a minimum of 8 rising edges. When the signal is no longer detected, the amplifier returns to its previous operating mode and volume setting.

When PCB ENABLE is held high, PC BEEP is selected and the LINEIN and HPIN inputs are deactivated regardless of the input signal. PCB ENABLE has an internal 100-k Ω pulldown resistor and trips at approximately $V_{DD}/2$.



If it is desired to ac-couple the PC-BEEP input, the value of the coupling capacitor should be chosen to satisfy Equation 14:

$$C_{PCB} \ge \frac{1}{2\pi f_{PCB} (100 \text{ k}\Omega)}$$
(14)

The PC BEEP input can also be dc-coupled to avoid using this coupling capacitor. The pin normally sits at midrail when no signal is present.

INPUT MUX OPERATION




Figure 48. TPA0112 Example Input MUX Circuit

The input MUX provides the user with a means to select from two different audio sources. In BTL mode, the LINE inputs are selected. In SE mode, the HP inputs are selected. R_{IN} and L_{IN} must be ac grounded in SE mode.

SHUTDOWN MODES

The TPA0112 employs a shutdown mode of operation designed to reduce supply current, I_{DD} , to the absolute minimum level during periods of nonuse for battery-power conservation. The SHUTDOWN input terminal should be held high during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to mute and the amplifier to enter a low-current state, I_{DD} = 150 μA. SHUTDOWN should never be left unconnected because amplifier operation would be unpredictable.

Table 6. SHUTDOWN AND MUTE MODE FUNCTIONS							
INPU	TS ⁽¹⁾	AMPLIFIE	R STATE				
TI	SHIITDOWN	INDIT	OUTBUT				

INPU	TS ⁽¹⁾	AMPLIFIER STATE			
SE/BTL	SHUTDOWN	INPUT	OUTPUT		
Low	High	Line	BTL		
X ⁽²⁾	Low	X ⁽²⁾	Mute		
High	High	HP	SE		

Inputs should never be leftunconnected.

Stresses beyond thoselisted under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operatingconditions is not implied. Exposure to absolute-maximum-rated conditions forextended periods may affect device reliability.



PACKAGE OPTION ADDENDUM

11-Sep-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPA0112PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA0112	Samples
TPA0112PWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA0112	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

11-Sep-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP (R-PDSO-G24)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-27/AO 01/16


PWP (R-PDSO-G24) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

PWP (R-PDSO-G24)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4206332-42/AO 01/16


PWP (R-PDSO-G24) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B). Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity