- Ideal for Notebook Computers, PDAs, and **Other Small Portable Audio Devices**
- 2 W Into 4  $\Omega$  From 5-V Supply
- 0.6 W Into 4  $\Omega$  From 3-V Supply
- Stereo Headphone Drive
- Separate Inputs for the Mono (BTL) Signal, and Stereo (SE) Left/Right Signals
- Wide Power Supply Compatibility 2.5 V to 5.5 V
- **Low Supply Current** 
  - 4.2 mA Typical at 5 V
  - 3.6 mA Typical at 3 V
- Shutdown Control . . . 1 μA Typical
- Shutdown Pin Is TTL Compatible
- -40°C to 85°C Operating Temperature
- Space-Saving, Thermally-Enhanced MSOP **Packaging**

#### **DGQ PACKAGE** (TOP VIEW) MONO-IN □ 10 LO/MO-SHUTDOWN I 9 LIN V<sub>DD</sub> □ ☐ GND BYPASS □ ☐ ST/MN RIN 🗆 RO/MO+

## description

The TPA0213 is a 2-W mono bridge-tied-load (BTL) amplifier designed to drive speakers with as low as 4-Ω impedance. The amplifier can be reconfigured on the fly to drive two stereo single-ended (SE) signals into headphones. This makes the device ideal for use in small notebook computers, PDAs, personal digital audio players, anywhere a mono speaker and stereo headphones are required. From a 5-V supply, the TPA0213 can deliver 2 W of power into a 4- $\Omega$  speaker.

The gain of the input stage is set by the user-selected input resistor and a 50-k $\Omega$  internal feedback resistor  $(A_V = -R_F/R_I)$ . The power stage is internally configured with a gain of -1.25 V/V in SE mode, and -2.5 V/V in BTL mode. Thus, the overall gain of the amplifier is  $-62.5 \text{ k}\Omega/R_1$  in SE mode and  $-125 \text{ k}\Omega/R_1$  in BTL mode.

The TPA0213 is available in the 10-pin thermally-enhanced MSOP package (DGQ) and operates over an ambient temperature range of -40°C to 85°C.

#### **AVAILABLE OPTIONS**

	PACKAGED DEVICES	
TA	MSOP† (DGQ)	MSOP SYMBOLIZATION
−40°C to 85°C	TPA0213DGQ	AEH


<sup>†</sup> The DGQ package are available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA0213DGQR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## functional block diagram





### **Terminal Functions**

TERMINAL		1/0	DECODIFICAL
NAME	NO.	1/0	DESCRIPTION
BYPASS	4	I	BYPASS is the tap to the voltage divider for internal mid-supply bias. This terminal should be connected to a $0.1$ - $\mu F$ to $1$ - $\mu F$ capacitor.
GND	8		Ground terminal
LIN	9	I	Left-channel input terminal
LO/MO-	10	0	Left-output in SE mode and mono negative output in BTL mode.
MONO-IN	1	I	Mono input terminal
RIN	5	I	Right-channel input terminal
RO/MO+	6	0	Right-output in SE mode and mono positive output in BTL mode
SHUTDOWN	2	I	SHUTDOWN places the entire device in shutdown mode when held low. TTL compatible input.
ST/MN	7	I	Selects between stereo and mono mode. When held high, the amplifier is in SE stereo mode, while held low, the amplifier is in BTL mono mode.
$V_{DD}$	3	I	V <sub>DD</sub> is the supply voltage terminal.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage, V <sub>DD</sub>	6 V
Input voltage range, V <sub>I</sub>	0.3 V to V <sub>DD</sub> +0.3 V
Continuous total power dissipation	internally limited (see Dissipation Rating Table)
Operating free-air temperature range, T <sub>A</sub> (see Table 3)	–40°C to 85°C
Operating junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>Stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 second	nds 260°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \leq 25^{\circ} \mbox{C}$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
DGQ	2.14 W¶	17.1 mW/°C	1.37 W	1.11 W

<sup>¶</sup> Please see the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (SLMA002), for more information on the PowerPAD™ package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD on page 33 of that document.

## recommended operating conditions

			MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>			2.5	5.5	V
	OT/101	V <sub>DD</sub> = 3 V	2.7		
High-level input voltage, V <sub>IH</sub>	ST/MN	V <sub>DD</sub> = 5 V	4.5		V
	SHUTDOWN		2		
	I ST/MN	V <sub>DD</sub> = 3 V		1.65	
Low-level input voltage, V <sub>IL</sub>		V <sub>DD</sub> = 5 V		2.75	V
	SHUTDOWN			0.8	
Operating free-air temperature, T <sub>A</sub>		_	-40	85	°C

## electrical characteristics at specified free-air temperature, $V_{DD}$ = 3 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
IVool	Output offset voltage (measured differentially)	$R_L = 4 \Omega$ , $ST/\overline{MN} = 0 V$ , $\overline{SHU}$	TDOWN = 2 V			30	mV
PSRR	Power supply rejection ratio	$V_{DD} = 2.9 \text{ V to } 3.1 \text{ V},$	BTL mode		65		dB
		SHUTDOWN, V <sub>DD</sub> = 3.3 V,	$V_I = V_{DD}$			1	
шн	High-level input current	$ST/\overline{MN}$ , $V_{DD} = 3.3 V$ ,	$V_I = V_{DD}$			1	μΑ
	Low-level input current	SHUTDOWN, V <sub>DD</sub> = 3.3 V,	$V_I = 0 V$			1	
l'IL		$ST/\overline{MN}$ , $V_{DD} = 3.3 V$ ,	V <sub>I</sub> = 0 V			1	μΑ
z <sub>i</sub>	Input impedance				50		kΩ
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = 2.5 V, SHUTDOWN =	2 V		3.6	5.5	mA
I <sub>DD(SD)</sub>	Supply current, shutdown mode	SHUTDOWN = 0 V			1	10	μΑ
RF	Feedback resistor	$\frac{V_{DD} = 2.5 \text{ V, R}_{L} = 4 \Omega, \text{ST/M}}{\text{SHUTDOWN}} = 2 \text{ V}$	N = 1.375 V,	46	50	57	kΩ

# operating characteristics, $V_{DD}$ = 3 V, $T_A$ = 25°C, $R_L$ = 4 $\Omega$ , f = 1 kHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
	Outside a succession and National	THD = 1%,	BTL mode			660		>0/
PO	Output power, see Note 1	THD = 0.1%,	SE mode,	$R_L = 32 \Omega$		33		mW
THD + N	Total harmonic distortion plus noise	$P_0 = 500 \text{ mW},$	f = 20 Hz to 20 kHz			0.2%		
BOM	Maximum output power bandwidth	Gain = 8 dB,	THD = 2%			20		kHz
	Compleximals rejection retir	f = 1 kHz, C	CB = 0.47 μF	BTL mode		52		10
	Supply ripple rejection ratio			SE mode		62		dB
	Nicion cutout valtana	OD 0.47E	f 00 H= to 00 HH=	BTL mode		42		\/
Vn	Noise output voltage	CD = 0.47 μF,	f = 20 Hz to 20 kHz	SE mode		21		μVRMS

NOTE 1: Output power is measured at the output terminals of the device at f = 1 kHz.



## electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
IVool	Output offset voltage (measured differentially)	$R_L = 4 \Omega$ , $ST/\overline{MN} = 0 V$ , $\overline{SHU}$	TDOWN = 2 V			30	mV
PSRR	Power supply rejection ratio	$V_{DD} = 4.9 \text{ V to } 5.1 \text{ V},$	BTL mode		62		dB
	High-level input current	SHUTDOWN, V <sub>DD</sub> = 5.5 V,	$V_I = V_{DD}$			1	^
Ііні		$ST/\overline{MN}$ , $V_{DD} = 5.5 V$ ,	$V_I = V_{DD}$			1	μΑ
	Low-level input current	SHUTDOWN, V <sub>DD</sub> = 5.5 V,	V <sub>I</sub> = 0 V			1	•
I L		$ST/\overline{MN}$ , $V_{DD} = 5.5 V$ ,	V <sub>I</sub> = 0 V			1	μΑ
zį	Input impedance				50		kΩ
$I_{DD}$	Supply current	SHUTDOWN = 2 V			4.2	6.3	mA
I <sub>DD(SD)</sub>	Supply current, shutdown mode	SHUTDOWN = 0 V			1	10	μΑ

# operating characteristics, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 4 $\Omega$

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
_	Output power, see Note 1	THD = 0.3%,	BTL mode			2		W
Po		THD = 0.1%,	SE mode,	R <sub>L</sub> = 32 Ω		90		mW
THD + N	Total harmonic distortion plus noise	P <sub>O</sub> = 1.5 W,	f = 20 Hz to 20 kHz			0.2%		
ВОМ	Maximum output power bandwidth	Gain = 6 dB,	THD = 2%			20		kHz
	Supply ripple rejection ratio	f = 1 kHz,	CB = 0.47 μF	BTL mode		52		j
				SE mode		62		dB
V	Notes autout valte as	CB = 0.47 $\mu$ F, f = 20 Hz to	f 00 H= t= 00 HH=	BTL mode		42		
V <sub>n</sub>	Noise output voltage		T = 20 HZ to 20 KHZ	SE mode		21	·	μV <sub>RMS</sub>


NOTE 1: Output power is measured at the output terminals of the device at f = 1 kHz.


## TYPICAL CHARACTERISTICS

### **Table of Graphs**


			FIGURE
TUDAN	Total become all all atout an above and a	vs Output power	1, 3, 5, 6, 8, 10
THD+N	Total harmonic distortion plus noise	vs Frequency	2, 4, 7, 9
V <sub>n</sub>	Output noise voltage	vs Frequency	11
	Power supply rejection ratio	vs Frequency	12, 13











**TOTAL HARMONIC DISTORTION + NOISE** 


























# POWER SUPPLY REJECTION RATIO vs




Figure 13

### **APPLICATION INFORMATION**

## gain setting via input resistance

The gain of the input stage is set by the user-selected input resistor and a  $50-k\Omega$  internal feedback resistor.

However, the power stage is internally configured with a gain of -1.25 V/V in SE mode, and -2.5 V/V in BTL mode. Thus, the feedback resistor (R<sub>F</sub>) is effectively 62.5 k $\Omega$  in SE mode and 125 k $\Omega$  in BTL mode. Therefore, the overall gain can be calculated using equations (1) and (2).

$$A_{V} = \frac{-125 \text{ k}\Omega}{\text{R}_{I}} \quad (BTL) \tag{1}$$

$$A_{V} = \frac{-62.5 \text{ k}\Omega}{R_{I}} \quad (SE)$$

The -3 dB frequency can be calculated using equation 3:

$$f_{-3 \text{ dB}} = \frac{1}{2\pi R_1 C_1}$$
 (3)


If the filter must be more accurate, the value of the capacitor should be increased while the value of the resistor to ground should be decreased. In addition, the order of the filter could be increased.



#### **APPLICATION INFORMATION**

## input capacitor, Ci

In the typical application an input capacitor,  $C_i$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_i$  and the input resistance of the amplifier,  $R_i$ , form a high-pass filter with the corner frequency determined in equation 4.



The value of  $C_i$  is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $R_I$  is 710 k $\Omega$  and the specification calls for a flat bass response down to 40 Hz. Equation 2 is reconfigured as equation 5.

$$C_{i} = \frac{1}{2\pi R_{i}f_{C}}$$
 (5)

In this example,  $C_I$  is 5.6 nF so one would likely choose a value in the range of 5.6 nF to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

## power supply decoupling, C(S)

The TPA0213 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F placed as close as possible to the device  $V_{DD}$  lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the audio power amplifier is recommended.

## midrail bypass capacitor, C(BYP)

The midrail bypass capacitor,  $C_{(BYP)}$ , is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode,  $C_{(BYP)}$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.

Bypass capacitor,  $C_{(BYP)}$ , values of 0.47  $\mu F$  to 1  $\mu F$  ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.



#### **APPLICATION INFORMATION**

## output coupling capacitor, C(C)

In the typical single-supply SE configuration, an output coupling capacitor  $(C_{(C)})$  is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 6.

$$f_{c(high)} = \frac{1}{2\pi R_L C_{(C)}}$$

$$(6)$$

The main disadvantage, from a performance standpoint, is that the load impedances are typically small, which drives the low-frequency corner higher, degrading the bass response. Large values of  $C_{(C)}$  are required to pass low frequencies into the load. Consider the example where a  $C_{(C)}$  of 330  $\mu F$  is chosen and loads vary from 3  $\Omega$ , 4  $\Omega$ , 8  $\Omega$ , 32  $\Omega$ , 10  $k\Omega$ , to 47  $k\Omega$ . Table 1 summarizes the frequency response characteristics of each configuration.

Table 1. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

RL	C(C)	Lowest Frequency
3 Ω	330 μF	161 Hz
4 Ω 330 μF		120 Hz
Ω 8	330 μF	60 Hz
32 Ω	330 μF	15 Hz
10,000 Ω	330 μF	0.05 Hz
47,000 Ω	330 μF	0.01 Hz

As Table 1 indicates, most of the bass response is attenuated into a 4- $\Omega$  load, an 8- $\Omega$  load is adequate, headphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.

Furthermore, the total amount of ripple current that must flow through the capacitor must be considered when choosing the component. As shown in the application circuit, one coupling capacitor must be in series with the mono loudspeaker for proper operation of the stereo-mono switching circuit. For a 4- $\Omega$  load, this capacitor must be able to handle about 700 mA of ripple current for a continuous output power of 2 W.

### using low-ESR capacitors

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.



#### APPLICATION INFORMATION

## bridged-tied load versus single-ended mode

Figure 14 shows a Class-AB audio power amplifier (APA) in a BTL configuration. The TPA0213 BTL amplifier consists of two Class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This, in effect, doubles the voltage swing on the load as compared to a ground referenced load. Plugging  $2 \times V_{O(PP)}$  into the power equation, where voltage is squared, yields 4x the output power from the same supply rail and load impedance. See equation 7.

$$V_{(RMS)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(RMS)}^{2}}{R_{L}}$$

$$V_{DD}$$

Figure 14. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into an  $8-\Omega$  speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power, that is a 6-dB improvement which is loudness that can be heard. In addition to increased power, there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 15. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33 μF to 1000 μF) so they tend to be expensive and heavy. Also, they occupy valuable PCB area, and they limit low-frequency performance of the system. This frequency limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with equation 8.

$$f_{C} = \frac{1}{2\pi R_{L} C_{(C)}} \tag{8}$$



#### **APPLICATION INFORMATION**

## bridged-tied load versus single-ended mode (continued)

For example, a  $68-\mu F$  capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 15. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *crest factor and thermal considerations* section.

#### single-ended operation

In SE mode (see Figure 14 and Figure 15), the load is driven from the primary amplifier output for each channel (LO and RO, terminals 6 and 10)

The amplifier switches to single-ended operation when the ST/MN terminal is held high.

## input MUX operation

The input MUX allows two separate inputs to be applied to the amplifier. When the ST/MN terminal is held high, the headphone inputs (LIN and RIN) are active. When the ST/MN terminal is held low, the line BTL input (MONO-IN) is active.

## BTL amplifier efficiency

Class-AB amplifiers are inefficient. The primary cause of inefficiencies is the voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the RMS value of the supply current,  $I_{DD}$ rms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood. See Figure 16.



#### APPLICATION INFORMATION

## BTL amplifier efficiency (continued)




Figure 16. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier = 
$$\frac{P_L}{P_{SUP}}$$
 (9)

where

$$P_L = \frac{V_{LRMS}^2}{R_L}$$
, and  $V_{LRMS} = \frac{V_P}{\sqrt{2}}$ , therefore,  $P_L = \frac{V_P^2}{2R_L}$ 

and 
$$P_{SUP} = V_{DD}I_{DD}avg$$
 and  $I_{DD}avg = \frac{1}{\pi}\int_{0}^{\pi} \frac{V_{P}}{R_{L}}\sin(t) dt = \frac{1}{\pi} \times \frac{V_{P}}{R_{L}}\left[\cos(t)\right]_{0}^{\pi} = \frac{2V_{P}}{\pi R_{L}}$ 

therefore,

$$\mathsf{P}_{\mathsf{SUP}} \; = \; \frac{2 \, \mathsf{V}_{\mathsf{DD}} \, \mathsf{V}_{\mathsf{P}}}{\pi \, \mathsf{R}_{\mathsf{I}}}$$

substituting P<sub>I</sub> and P<sub>SUP</sub> into equation 9,

Efficiency of a BTL amplifier 
$$= \frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_I}} = \frac{\pi V_P}{4 V_{DD}}$$

where

$$V_P = \sqrt{2 P_L R_L}$$

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}} \tag{10}$$

 $\begin{array}{l} P_L = \text{Power devilered to load} \\ P_{SUP} = \text{Power drawn from power supply} \\ V_{LRMS} = RMS \text{ voltage on BTL load} \\ R_L = \text{Load resistance} \end{array}$ 

$$\begin{split} &V_P = \text{Peak voltage on BTL load} \\ &I_{DD} \text{avg} = \text{Average current drawn from the power supply} \\ &V_{DD} = \text{Power supply voltage} \\ &\eta_{BTL} = \text{Efficiency of a BTL amplifier} \end{split}$$



#### **APPLICATION INFORMATION**

## BTL amplifier efficiency (continued)

Table 2 employs equation 10 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

Table 2. Efficiency Vs Output Power in 5-V 8- $\Omega$  BTL Systems

Output Power (W)	Efficiency (%)	Peak Voltage (V)	Internal Dissipation (W)
0.25	31.4	2.00	0.55
0.50	44.4	2.83	0.62
1.00	62.8	4.00	0.59
1.25	70.2	4.47†	0.53

<sup>†</sup> High peak voltages cause the THD to increase.

A final point to remember about Class-AB amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 10,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up.

#### crest factor and thermal considerations

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature, the internal dissipated power at the average output power level must be used. The TPA0213 data sheet shows that when the TPA0213 is operating from a 5-V supply into a 4- $\Omega$  speaker 4-W peaks are available. Converting watts to dB:

$$P_{dB} = 10 Log \frac{P_W}{P_{ref}} = 10 Log \frac{4 W}{1 W} = 6 dB$$
 (11)

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

6 dB - 15 dB = -9 dB (15-dB crest factor)

6 dB - 12 dB = -6 dB (12-dB crest factor)

6 dB - 9 dB = -3 dB (9-dB crest factor)

6 dB - 6 dB = 0 dB (6-dB crest factor)

6 dB - 3 dB = 3 dB (3-dB crest factor)



#### APPLICATION INFORMATION

## crest factor and thermal considerations (continued)

= 2000 mW (3-dB crest factor)

Converting dB back into watts:

$$P_W = 10^{PdB/10} \times P_{ref}$$
 (12)  
= 63 mW (18-dB crest factor)  
= 125 mW (15-dB crest factor)  
= 250 mW (12-dB crest factor)  
= 500 mW (9-dB crest factor)  
= 1000 mW (6-dB crest factor)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 2 W of continuous power output with a 3 dB crest factor, against 12 dB and 15 dB applications drastically affects maximum ambient temperature ratings for the system. Table 3 shows maximum ambient temperatures and TPA0213 internal power dissipation for various output-power levels.

Table 3. TPA0213 Power Rating, 5-V, 3-Ω, Mono

		<b>.</b>			
PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W)	MAXIMUM AMBIENT TEMPERATURE		
4	2 W (3-dB crest factor)	1.7	−3°C		
4	1000 mW (6-dB crest factor)	1.6	6°C		
4	500 mW (9-dB crest factor)	1.4	24°C		
4	250 mW (12-dB crest factor)	1.1	51°C		
4	125 mW (15-dB crest factor)	0.8	78°C		
4	63 mW (18-dB crest factor)	0.6	96°C		

Table 4. TPA0213 Power Rating, 5-V, 8-Ω, Stereo

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W)	MAXIMUM AMBIENT TEMPERATURE		
2.5	1250 mW (3-dB crest factor)	0.55	100°C		
2.5	1000 mW (4-dB crest factor)	0.62	94°C		
2.5	500 mW (7-dB crest factor)	0.59	97°C		
2.5	250 mW (10-dB crest factor)	0.53	102°C		

The maximum dissipated power,  $P_{Dmax}$ , is reached at a much lower output power level for an 4- $\Omega$  load than for an 8- $\Omega$  load. As a result, this simple formula for calculating  $P_{Dmax}$  may be used for a 4- $\Omega$  application:

$$P_{\text{Dmax}} = \frac{2V_{\text{DD}}^2}{\pi^2 R_{\text{I}}} \tag{13}$$

However, in the case of an  $8-\Omega$  load, the  $P_{Dmax}$  occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the  $P_{Dmax}$  formula for an  $8-\Omega$  load.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the DGQ package is shown in the dissipation rating table. Converting this to  $\Theta_{JA}$ :

$$\Theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0171} = 58.48^{\circ}\text{C/W}$$
 (14)



#### **APPLICATION INFORMATION**

## crest factor and thermal considerations (continued)

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel so the dissipated power needs to be doubled for two channel operation. Given  $\Theta_{JA}$ , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA0213 is  $150^{\circ}$ C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$T_A Max = T_J Max - \Theta_{JA} P_D = 150 - 58.48(0.8 \times 2) = 56^{\circ}C (15-dB crest factor)$$
 (15)

#### NOTE

Internal dissipation of 0.8 W is estimated for a 2-W system with 15-dB crest factor per channel.

Tables 3 and 4 show that for some applications no airflow is required to keep junction temperatures in the specified range. The TPA0213 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Tables 3 and 4 were calculated for maximum listening volume without distortion. When the output level is reduced the numbers in the table change significantly. Also, using 8- $\Omega$  speakers dramatically increases the thermal performance by increasing amplifier efficiency.

## ST/MN (stereo/mono) operation

The ability of the TPA0213 to easily switch between mono BTL and stereo SE modes is one of its most important cost saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where an internal speaker is driven in BTL mode but external stereo headphone or speakers must be accommodated. When ST/MN is held high, the input mux selects the RIN and LIN inputs and the output is in stereo SE mode. When ST/MN is held low, the input mux selects the mono-in input and the output is in mono BTL mode. Control of the ST/MN input can be from a logic-level CMOS source or, more typically, from a switch-controlled resistor divider network as shown in Figure 17.



#### **APPLICATION INFORMATION**

## ST/MN (stereo/mono) operation (continued)




Figure 17. TPA0213 Resistor Divider Network Circuit

Using a readily available 1/8-in. (3,5 mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed, the 100-k $\Omega$ /1-k $\Omega$  divider pulls the ST/MN input low. When a plug is inserted, the 1-k $\Omega$  resistor is disconnected and the ST/MN input is pulled high. The mono speaker is also physically disconnected from the RO/MO+ output so that no sound is heard from the speaker while the headphones are inserted.





## PACKAGE OPTION ADDENDUM

10-Jun-2014

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPA0213DGQ	ACTIVE	MSOP- PowerPAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AEH	Samples
TPA0213DGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AEH	Samples
TPA0213DGQRG4	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AEH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA0213DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 3-Aug-2017




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA0213DGQR	MSOP-PowerPAD	DGQ	10	2500	358.0	335.0	35.0

DGQ (S-PDSO-G10)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-187 variation BA-T.

PowerPAD is a trademark of Texas Instruments.



# DGQ (S-PDSO-G10)


# PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206324-2/H 12/14


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



# DGQ (S-PDSO-G10)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.