

Sample &

Buy





SLVS796I-SEPTEMBER 2008-REVISED MARCH 2016

# TPD2E007 2-Channel ESD Protection Array for AC-Coupled/Negative-Rail Data Interfaces

Technical

Documents

## 1 Features

- IEC 61000-4-2 Level 4 ESD Protection
  - ±8-kV IEC 61000-4-2 Contact Discharge
  - ±15-kV IEC 61000-4-2 Air-Gap Discharge
- IEC 61000-4-5 Surge Protection
  - 4.5-A Peak Pulse Current (8/20-µs Pulse)
- IO Capacitance 15 pF (Max)
- Low 50-nA Leakage Current
- Space-Saving PicoStar<sup>™</sup> and SOT Package

## 2 Applications

- Cell Phones
- Audio Interface Connections
- Consumer Electronics (DVR, Set-Top Box, TV)
- Industrial Interfaces (RS-232, RS-485, RS-422, LVDS)

## 3 Description

Tools &

Software

This device is a transient voltage suppressor (TVS) based electrostatic discharge (ESD) protection device designed to offer system level ESD solutions for wide range of portable and industrial applications. The back-to-back diode array allows AC-coupled or negative-going data transmission (audio interface, LVDS, RS-485, RS-232, and so forth) without compromising signal integrity. This device exceeds the IEC 61000-4-2 (Level 4) ESD protection and is ideal for providing system level ESD protection for the internal ICs when placed near the connector.

Support &

Community


The TPD2E007 is offered in a 4-bump PicoStar and 3-pin SOT (DGK) packages. The PicoStar package (YFM), with only 0.15 mm (Max) package height, is recommended for ultra space saving application where the package height is a key concern. The PicoStar package can be used in either embedded PCB board applications or in surface mount applications. The industry standard SOT package offers straightforward board layout option in legacy designs.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	SOT (3)	2.00 mm x 1.25 mm	
TPD2E007	PicoStar (4)	0.77 mm x 0.77 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Equivalent Schematic Representation



## Example Schematic



## **Table of Contents**

1	Features 1						
2	Арр	lications	1				
3	Des	cription	1				
4	Rev	Revision History 2					
5	Pin Configuration and Functions						
6	Spe	cifications	4				
	6.1	Absolute Maximum Ratings	4				
	6.2	ESD Ratings	4				
	6.3	ESD Ratings: Surge Protection	4				
	6.4	Recommended Operating Conditions					
	6.5	Thermal Information	4				
	6.6	Electrical Characteristics					
	6.7	Typical Characteristics	5				
7	Deta	ailed Description	6				
	7.1	Overview	6				
	7.2	Functional Block Diagram	6				

	7.3	Feature Description	6
	7.4	Device Functional Modes	6
8	App	lication and Implementation	7
	8.1	Application Information	7
	8.2	Typical Application	7
9	Pow	er Supply Recommendations	8
10	Lay	out	8
	10.1	Layout Guidelines	8
	10.2	Layout Example	8
11	Dev	ice and Documentation Support	9
	11.1	Community Resources	9
	11.2	Trademarks	9
	11.3	Electrostatic Discharge Caution	9
	11.4	Glossary	9
12		hanical, Packaging, and Orderable	
	Info	mation	9

## 4 Revision History

2

Submit Documentation Feedback

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


C	hanges from Revision H (January 2016) to Revision I				
•	Made changes to ESDS section	1			
С	hanges from Revision G (December 2015) to Revision H	Page			
•	Updated the break-down voltage for clarity	5			
C	hanges from Revision F (August 2014) to Revision G	Page			
•	Updated the <i>Handling Ratings</i> table to an <i>ESD Ratings</i> table and moved T <sub>stg</sub> to the <i>Absolute Maximum Ratings</i> table	4			
•	Added $f = 10$ MHz to the Channel input capacitance test condition in the Electrical Characteristics table	5			
•	Added Community Resources	9			
C	hanges from Revision E (August 2010) to Revision F	Page			
•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information				
	section	1			
C	hanges from Revision D (October 2009) to Revision E	Page			
•	Added max continuous power dissipation value for DCK package	4			

www.ti.com



#### TPD2E007 SLVS796I – SEPTEMBER 2008 – REVISED MARCH 2016

# 5 Pin Configuration and Functions



0.8 mm × 0.8 mm (0.4 mm pitch)

#### **Pin Functions**

	PIN			
NAME	DCK NO.	YFM NO.	I/O	DESCRIPTION
GND	3	B1, B2	G	Ground
IO1	1	A1	IO	ESD protected channel
IO2	2	A2	IO	ESD protected channel

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
VIO			-13.5	13.5	V
	Continuous power dissipation	YFM package		270	m\//
	(T <sub>A</sub> = 70°C)	DCK package		218	mW
	Operating temperature		-40	85	°C
TJ	Junction temperature			150	°C
	Dump temperature (coldering)	Infrared (15 s)		220	о.
	Bump temperature (soldering)	Vapor phase (60 s)		215	
	Lead temperature (soldering, 10 s)			300	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
, Electrostatic	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±15000	V
V(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 ESD Ratings: Surge Protection

				VALUE	UNIT
V	Electrostatic	IEC 61000-4-2 ESD ratings	Contact	±8000	V
V(ESD)	discharge	TEC 61000-4-2 ESD failings	Air gap	±15000	v

#### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IO</sub>	Operating voltage	-13	13	V
	Operating temperature	-40	85	°C

#### 6.5 Thermal Information

			TPD2E007		
	THERMAL METRIC <sup>(1)</sup>	DCK (SOT	) YFM (Pice	oStar) UNIT	
		3 PINS	4 PIN	S	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	251.9	175.9	9 °C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	115.4	39.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	42.4	28.7	°C/W	
ΨJT	Junction-to-top characterization parameter	9.4	8.3	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	42.2	28.7	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.6 Electrical Characteristics


 $T_A = -40^{\circ}C$  to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{BRF}$	Break-down voltage, pin 1 or 2 to GND	I <sub>IO</sub> = 10 mA	14			V
V <sub>BRR</sub>	Break-down voltage, GND to pin 1 or 2	I <sub>IO</sub> = 10 mA	14			V
I <sub>IO</sub>	Channel leakage current			20	50	nA
R <sub>d</sub>	Dynamic resistance			3.5		Ω
CIN	Channel input capacitance	V <sub>IO</sub> = 2.5 V; <i>f</i> = 10 MHz		10	15	pF

(1) Typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

## 6.7 Typical Characteristics

IEC Clamping Waveforms (20 ns/div)



TEXAS INSTRUMENTS

### 7 Detailed Description

#### 7.1 Overview

The TPD2E007 an ESD protection device designed to offer system level ESD solutions for wide range of portable and industrial applications. The back-to-back diode array allows AC-coupled or negative-going data transmission (audio interface, LVDS, RS-485, RS-232, etc.) without compromising signal integrity. The PicoStar package is intended to be embedded inside the printed circuit board which saves board space in portable applications. This device exceeds the IEC 61000-4-2 (Level 4) ESD protection and is ideal for providing system level ESD protection for the internal ICs when placed near the connector.

#### 7.2 Functional Block Diagram




Figure 5. Equivalent Schematic Representation

#### 7.3 Feature Description

The TPD2E007 an ESD protection device designed to offer system level ESD solutions for wide range of portable and industrial applications. The back-to-back diode array allows AC-coupled or negative-going data transmission (audio interface, LVDS, RS-485, RS-232, etc.) without compromising signal integrity. The PicoStar package is intended to be embedded inside the printed circuit board which saves board space in portable applications. This device exceeds the IEC 61000-4-2 (Level 4) ESD protection and is ideal for providing system level ESD protection for the internal ICs when placed near the connector.

#### 7.3.1 IEC 61000-4-2 Level 4 ESD Protection

The I/O pins can withstand ESD events up to  $\pm 12$ -kV contact and  $\pm 15$  kV-air. An ESD/surge clamp diverts the current to ground.

#### 7.3.2 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 4.5 A (8/20 µs waveform). An ESD/surge clamp diverts this current to ground.

#### 7.3.3 IO Capacitance

The capacitance between each I/O pin to ground is 15 pF.

#### 7.3.4 Low 50-nA Leakage Current

The I/O pins feature a low 50-nA (max) leakage current.

#### 7.3.5 Space-Saving PicoStar and SOT Package

This device is offered in both a space-saving PicoStar package, as well as a standard DCK package.

#### 7.4 Device Functional Modes

TPD2E007 is a passive integrated circuit that triggers when voltages are above or below  $V_{BR}$ . During ESD events, voltages as high as ±15 kV (air) can be directed to ground via the internal diode network. Once the voltages on the protected line fall below the trigger levels of TPD2E007 (usually within 10's of nano-seconds) the device reverts to passive.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

TPD2E007 is a diode type TVS which is typically used to provide a path to ground for dissipating ESD events on signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC.

#### 8.2 Typical Application




Figure 6. Example Schematic

#### 8.2.1 Design Requirements

For this design example, a single TPD2E007 is used to protect an RS232 3-wire connector.

Given the application, the following parameters are known.

Table	1.	Design	Parameters
-------	----	--------	------------

DESIGN PARAMETER	VALUE
Signal range on all pins except GND	-12 V to 12 V
Surge Withstand - IEC 61000-4-5	150 W

#### 8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer needs to know the following:

- Signal voltage range on all protected lines
- Surge Withstand

#### 8.2.2.1 Signal Range on IO1 and IO2 Pins

The TPD2E007 has 2 IO pins which can support up to ±13 V.

#### 8.2.2.2 Surge Withstand

The TPD2E007 can withstand up to 170W of IEC 61000-4-5 8/20-µs surge.

#### 8.2.3 Application Curve




Figure 7. Surge Pulse Waveform

### 9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (±13 V) to ensure the device functions properly.

## 10 Layout

#### **10.1 Layout Guidelines**

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

#### 10.2 Layout Example




Figure 8. Layout Recommendation



## **11** Device and Documentation Support

#### **11.1 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

PicoStar, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Apr-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD2E007DCKR	ACTIVE	SC70	DCK	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	45U	Samples
TPD2E007YFMRG4	ACTIVE	DSLGA	YFM	4	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 85	45 T	Samples
TPD2E007YFMTG4	ACTIVE	DSLGA	YFM	4	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 85	45 T	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



15-Apr-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2E007DCKR	SC70	DCK	3	3000	179.0	8.4	2.4	2.4	1.19	4.0	8.0	Q3
TPD2E007YFMRG4	DSLGA	YFM	4	3000	178.0	9.2	0.83	0.83	0.19	4.0	8.0	Q1
TPD2E007YFMTG4	DSLGA	YFM	4	250	178.0	9.2	0.83	0.83	0.19	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2017




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD2E007DCKR	SC70	DCK	3	3000	195.0	200.0	45.0
TPD2E007YFMRG4	DSLGA	YFM	4	3000	220.0	220.0	35.0
TPD2E007YFMTG4	DSLGA	YFM	4	250	220.0	220.0	35.0

DCK (R-PDSO-G3)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.



## **MECHANICAL DATA**



The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
Reference Product Data Sheet for array population. 2 x 2 matrix pattern is shown for illustration only.
F. This package is a Pb-free solder land design.

PicoStar is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated