











SLVS615F-JULY 2006-REVISED DECEMBER 2016

**TPD4E002** 

## TPD4E002 Quad Low-Capacitance Array with ±15-kV ESD Protection

### **Features**

- IEC 61000-4-2 ESD Protection
  - ±15-kV IEC 61000-4-2 Contact Discharge
- IEC 61000-4-5 Surge Protection
  - 2.5-A Peak Pulse Current (8/20-µs Pulse)
- ANSI/ESDA/JEDEC JS-001
  - ±15-kV Human Body Model (HBM)
- Four Unidirectional Voltage Suppression Diodes for use in ESD Protection
- I/O Breakdown Voltage, V<sub>BR</sub> = 6.1 V (Minimum)
- I/O Capacitance 11 pF (Typical)
- Low Leakage Current < 100 nA
- Very Small Printed-Circuit Board (PCB) Area  $< 2.6 \text{ mm}^2$
- **High Integration**
- Suitable for High-Density Boards

## 2 Applications

- Computers
- **Printers**
- Communication Systems and Cellular Phones
- Video Equipment

## 3 Description


The TPD4E002 device is a transient voltage suppressor (TVS) designed to protect up to four lines against electrostatic discharge (ESD) transients. The monolithic circuit design allows superior capacitance matching between the channels and reduced crosstalk. This device is ideal for applications where both reduced line capacitance and board spacesaving are required.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD4E002	SOT (5)	1.60 mm × 1.20 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Application Schematic**





## **Table of Contents**

1	Features 1	7.4 Device Functional Modes
2	Applications 1	8 Application and Implementation
3	Description 1	8.1 Application Information
4	Revision History2	8.2 Typical Application
5	Pin Configuration and Functions3	9 Power Supply Recommendations
6	Specifications4	10 Layout 10
-	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines 1
	6.2 ESD Ratings—JEDEC Specification	10.2 Layout Example 1
	6.3 ESD Ratings—IEC Specification	11 Device and Documentation Support 1
	6.4 Recommended Operating Conditions 4	11.1 Documentation Support 1
	6.5 Thermal Information	11.2 Receiving Notification of Documentation Updates 1
	6.6 Electrical Characteristics5	11.3 Community Resources 1
	6.7 Typical Characteristics	11.4 Trademarks1
7	Detailed Description 7	11.5 Electrostatic Discharge Caution 1
	7.1 Overview	11.6 Glossary 1
	7.2 Functional Block Diagram 7	12 Mechanical, Packaging, and Orderable
	7.3 Feature Description 7	Information 1
	·	


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (February 2016) to Revision F					
•		3				
CI	hanges from Revision D (July 2010) to Revision E	Page				
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1				
•	Deleted Ordering Information table. See POA at the end of the document	1				



# 5 Pin Configuration and Functions



**Pin Functions** 

PIN		TYPE	DESCRIPTION				
NO.	NAME	ITPE	DESCRIPTION				
1	I/O1	I/O	ESD protection channel				
2	GND	_	Ground				
3	I/O2	I/O	ESD protection channel				
4	I/O3	I/O	ESD protection channel				
5	I/O4	I/O	ESD protection channel				



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$T_J$	Junction temperature		125	°C
T <sub>op</sub>	Operating temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings—JEDEC Specification

				VALUE	UNIT
			IEC 61000-4-2 contact discharge		
V <sub>(</sub>	ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±15000	V
			Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 ESD Ratings—IEC Specification

			VALUE	UNIT
I <sub>pp</sub>	Peak pulse current	IEC 61000-4-5 (tp = 8/20 μs)	2.5	Α
$P_{pp}$	Peak pulse power	IEC 61000-4-5 (tp = 8/20 μs)	25	W

## 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>I/O</sub>	Operating voltage	0	5	V
	Operating temperature	-40	125	°C

### 6.5 Thermal Information

		TPD4E002	
	THERMAL METRIC <sup>(1)</sup>	DRL (SOT)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	220	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	80.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.6 Electrical Characteristics


 $T_{amb} = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{BR}$	I/O breakdown voltage	I <sub>R</sub> = 1 mA	6.1		7.2	V
I <sub>RM</sub>	I/O leakage current	V <sub>RM</sub> = 3 V			0.1	μΑ
αΤ	Voltage temperature coefficient			4.5		mV/°C
С	I/O capacitance per line			11		pF
R <sub>d</sub>	Dynamic resistance <sup>(1)</sup>			2		Ω

 $<sup>(1) \</sup>quad R_d \ is \ measured \ under \ reverse \ breakdown \ condition \ with \ inrush \ current \ in \ the \ range \ of \ 1 \ A \ using \ pulse \ techniques.$ 



## 6.7 Typical Characteristics






## 7 Detailed Description

#### 7.1 Overview

The TPD4E002 is a four-channel TVS protection diode array. The TPD4E002 is rated to dissipate contact ESD strikes of ±15 kV, beyond Level 4 as specified in the IEC 61000-4-2 international standard. This device has an 11-pF I/O capacitance per channel, making it ideal for use in data I/O interfaces of up to 100 MHz.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

The TPD4E002 is a TVS that provides ESD protection for up to four channels, withstanding up to ±15-kV contact ESD per IEC 61000-4-2 and 2.5-A peak pulse current per IEC 61000-4-5. The monolithic technology yields exceptionally small variations in capacitance between any I/O pin of the TPD4E002. The small footprint is ideal for applications where space-saving designs are important.

### 7.4 Device Functional Modes

The TPD4E002 device is a passive integrated circuit that triggers when voltages are above  $V_{BR}$  or below the diodes  $V_{F}$  of approximately -0.5 V. During ESD events, voltages as high as  $\pm 15$ -kV contact ESD can be directed to ground through the internal diodes. Once the voltages on the protected line fall below the trigger levels of TPD4E002 (usually within tens of nano seconds) the device reverts to its high-impedance state.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPD4E002 device is a TVS diode array typically used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected integrated circuit (IC). The triggered TVS holds this voltage, V<sub>CLAMP</sub>, to a safe level for the protected IC.

## 8.2 Typical Application

In a typical design example, one TPD4E002 device is being used to protect an IC against potential ESD from a four-channel human interface port, as shown in Figure 4.




Figure 4. Typical Application for TPD4E002

### 8.2.1 Design Requirements

Table 1 lists the parameters for this typical application.

**Table 1. Design Parameters** 

DESIGN PARAMETER	VALUE
Signal's voltage range on I/O1, I/O2, I/O3, and I/O4	0 V to 5 V
Operating frequency	< 100 MHz

### 8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must know the following:


- Voltage range of the signal on all protected lines
- · Operating frequency on all protected lines

### 8.2.2.1 Signal Range on I/O1 Through I/O2

The TPD4E002 device has 4 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the four I/O channels will protect which signal lines. Any I/O supports a signal range of 0 V to 5 V and up to 100 MHz.



### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The TPD4E002 is a passive ESD protection device and there is no need to power it. Do not violate the maximum voltage specifications for each pin.



## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces, which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

Use external and internal ground planes and stitch them together with VIAs as close to the GND pin of TPD4E002 as possible. This allows for a low impedance path to ground so that the device can properly dissipate an ESD event.

## 10.2 Layout Example




Figure 7. TPD4E002 Example Layout



## 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Reading and Understanding an ESD Protection Datasheet
- ESD Lavout Guide

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

4-May-2017

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD4E002DRL2	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	28S	Samples
TPD4E002DRLR	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	28\$	Samples
TPD4E002DRLRG4	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	28\$	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

4-May-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 15-Feb-2018


## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E002DRL2	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q2
TPD4E002DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

www.ti.com 15-Feb-2018



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPD4E002DRL2	SOT-5X3	DRL	5	4000	183.0	183.0	20.0	
TPD4E002DRLR	SOT-5X3	DRL	5	4000	183.0	183.0	20.0	

# DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



## DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.