



Sample &

Buv





#### **TPD4E101**

SLVSBG0E - AUGUST 2012 - REVISED APRIL 2016

# **TPD4E101 4-Channel Bidirectional Low Capacitance ESD Protection** Device with 15-kV Contact and Ultra-Low Clamping Voltage

#### Features 1

- Provides System-Level ESD Protection for Low-Voltage I/O Interface
- IEC 61000-4-2 Level 4 ESD Protection
  - ±15-kV Contact Discharge
  - ±15-kV Air-Gap Discharge
- IEC 61000-4-5 (Surge): 3 A (8/20 µs)
- I/O Capacitance 4.8 pF (Typical)
- Dynamic Resistance 0.45  $\Omega$  (Typical)
- DC Breakdown Voltage ±6 V (Minimum)
- Ultra-Low Leakage Current 100 nA (Maximum) Overtemperature
- 10-V Clamping Voltage (Maximum at  $I_{PP} = 1 A$ )
- Industrial Temperature Range: -40°C to +125°C
- Space Saving DPW package (0.8-mm × 0.8-mm)

#### Applications 2

- End Equipment:
  - Cell Phones
  - Portable Media Players
  - Wearables
  - Set-Top Boxes
  - eBooks
- Interfaces:
  - SIM Card Interfaces
  - Audio Lines
  - SD Interfaces
  - **Push-Buttons**

## **3** Description

Tools &


The TPD4E101 device is a four-channel electrostatic discharge (ESD) transient voltage suppression (TVS) diode array in an ultra small 0.8-mm × 0.8-mm package. This TVS protection device offers ±15-kV contact ESD, ±15-kV IEC air-gap protection, and has four back-to-back TVS diodes for bipolar or bidirectional signal support. The 4.8-pF typical line capacitance of this ESD protection diode array is suitable for a wide range of applications supporting data rates up to 700 Mbps. The DPW package is convenient for component placement in spaceconstrained applications and the 0.48-mm pitch helps save on PCB manufacturing costs.

Typical applications of this ESD protection device are circuit protection for SIM cards, audio lines (microphones, earphones, and speakerphones), SD interfaces and pushbuttons. This ESD clamp is good for providing protection in end-equipment like cell phones, portable media players, wearables, set-top boxes, and eBooks.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD4E101	X2SON (4)	0.80 mm × 0.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



#### **Typical Application Schematic**

**TPD4E101** SLVSBG0E - AUGUST 2012 - REVISED APRIL 2016

## **Table of Contents**

Feat	ures 1
Арр	lications 1
Des	cription1
Revi	ision History 2
Pin	Configuration and Functions 3
Spe	cifications4
6.1	Absolute Maximum Ratings 4
6.2	ESD Ratings 4
6.3	Recommended Operating Conditions 4
6.4	Thermal Information 4
6.5	Electrical Characteristics 4
6.6	Typical Characteristics 6
Deta	ailed Description8
7.1	Overview 8
7.2	Functional Block Diagram8
7.3	Feature Description8
	App Des Rev Pin 6.1 6.2 6.3 6.4 6.5 6.6 Deta 7.1 7.2

	7.4	Device Functional Modes	8
8	Арр	lication and Implementation	9
	8.1	Application Information	
	8.2	Typical Application	9
9	Pow	er Supply Recommendations	11
10	Lay	out	11
	10.1	Layout Guidelines	11
	10.2	Layout Example	11
11	Dev	ice and Documentation Support	12
	11.1	Documentation Support	12
	11.2	Community Resources	12
	11.3	Trademarks	12
	11.4	Electrostatic Discharge Caution	12
	11.5	Glossary	12
12		hanical, Packaging, and Orderable mation	12

#### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (July 2015) to Revision E	

#### Changes from Revision C (September 2013) to Revision D

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device 

С	hanges from Revision B (May 2013) to Revision C	Page
•	Updated first page formatting.	1
•	Changed VClamp1,2 Test Condition From: $I_{PP}$ = 5 A, 8/20 µs To: $I_{PP}$ = 3 A, 8/20 µs	4
•	Changed VClamp2,1 Test Condition From: $I_{PP} = 5 \text{ A}$ , 8/20 µs To: $I_{PP} = 3 \text{ A}$ , 8/20 µs	4
c	hanges from Revision A (January 2013) to Revision B	Page


•	Updated PARAMETER wording for VClamp1,2 and VClamp2,1	4
С	changes from Original (August 2012) to Revision A	Page
•	Revised document to release full version of Datasheet.	1
•	Added APPLICATION INFORMATION section.	

www.ti.com

Page



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN	I/O	DESCRIPTION
1	I/O	
2		ESD protocted channels
3		ESD protected channels
4		
GND	Ground	Connected to PCB ground plane

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Peak Pulse Current (tp = 8/20 µs)		3	А
Peak Pulse Power ( $tp = 8/20 \ \mu s$ )		40	W
Operating temperature	-40	125	°C
Storage temperature, T <sub>stg</sub>	-65	155	°C

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic dis		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±1000	V
(202)	C C	IEC 61000-4-2 Contact Discharge	±15000	
		IEC 61000-4-2 Air-gap Discharge	±15000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating Free-Air Temperature, T <sub>A</sub>		-40	125	°C
Operating Voltage	Pin 1,2,3,4 to GND	-5.5	5.5	V

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DPW (X2SON)	UNIT
		4 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	291.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	224.2	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	245.8	°C/W
ΨJT	Junction-to-top characterization parameter	31.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	245.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	195.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

 $T_A = -40^{\circ}C$  to +125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage				±5.5	V
I <sub>LEAK</sub>	Leakage current	Pins = 5 V, $GND = 0 V$			100	nA
VClamp1,2	Clamp voltage from date pin to ground pin	$I_{PP} = 1 \text{ A}, 8/20 \ \mu \text{s}^{(1)}$		10		V
	Clamp voltage from data pin to ground pin	$I_{PP} = 3 \text{ A}, 8/20 \ \mu \text{s}^{(1)}$ 1	13		V	
	Clown voltage from ground his to date his	I <sub>PP</sub> = 1 A, 8/20 μs <sup>(1)</sup>		9		V
VClamp2,1	Clamp voltage from ground pin to data pin	I <sub>PP</sub> = 3 A, 8/20 μs <sup>(1)</sup>		13		V

(1) Non-repetitive current pulse 8/20 µs exponentially decaying waveform according to IEC61000-4-5.



## **Electrical Characteristics (continued)**

 $T_A = -40^{\circ}C$  to +125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Р		Pins to GND <sup>(2)</sup>		0.45		Ω
R <sub>DYN</sub>	Dynamic resistance	GND to Pins <sup>(2)</sup>		0.42		Ω
C <sub>IO</sub>	I/O Capacitance	V <sub>IO</sub> = 2.5 V		4.8	7	pF
V <sub>BRF</sub>	Break-down voltage, pin 1, 2, 3, or 4 to GND	I <sub>IO</sub> = 1 mA	6			V
V <sub>BRR</sub>	Break-down voltage, GND to pin 1, 2, 3, or 4	I <sub>IO</sub> = 1 mA	6			V


(2) Extraction of  $R_{DYN}$  using least squares fit of TLP characteristics between I = 10 A and I = 20 A.

TPD4E101 SLVSBG0E – AUGUST 2012–REVISED APRIL 2016




www.ti.com

#### 6.6 Typical Characteristics





#### **Typical Characteristics (continued)**



INSTRUMENTS

**EXAS** 

www.ti.com

#### 7 Detailed Description

#### 7.1 Overview

The TPD4E101 is a four-channel ESD TVS diode protection device. The device offers ±15-kV IEC air-gap, ±15-kV contact ESD protection. Each channel has a back-to-back TVS diode to support bipolar or bidirectional signal. This device allows a wide range of applications supporting data rates up to 700 Mbps with the 4.8-pF typical line capacitance. The package is compact and convenient for component placement in space-constrained applications. The 0.48-mm pitch helps save on PCB manufacturing costs.

Typical interfaces that can be protected by TPD4E101 are SIM cards, audio lines (microphones, earphones, and speakerphones), SD interfaces, and push-buttons. The TPD4E101 is good for providing protection in end-equipment like cell phones, portable media players, wearables, set-top boxes, and eBooks.

#### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Feature Description

The TPD4E101 is a four-channel bidirectional TVS device with high ESD protection level. This device provides a very robust protection from ESD strikes up to  $\pm 15$ -kV contact and  $\pm 15$ -kV air-gap specified in the IEC 61000-4-2 level 4 international standard. The device can also handle up to 3-A surge current (IEC61000-4-5 8/20 µs). The typical I/O capacitance of 4.8 pF supports a data rate up to 700 Mbps. This clamping device has a small dynamic resistance of 0.45  $\Omega$  typically. This makes the clamping voltage low when the device is actively protecting other circuits. For example, the clamping voltage is only 10 V when the device takes 1-A surge current. The small package makes it a great protection option for personal electronics applications like SIM cards and SD interfaces. The breakdown is bidirectional so that it is also a good fit for bidirectional signal applications like audio lines. Ultra-low leakage allows the diode to conserve power in the normal voltages. The industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C makes this ESD device work at extensive temperatures in most environments.

#### 7.4 Device Functional Modes

The TPD4E101 is a four-channel passive clamps device that has low leakage during normal operation when the voltage between the ESD-protected channels and GND is within the range of -5.5 V to 5.5 V and activates when it goes out of the range. During IEC ESD events, transient voltages as high as  $\pm 15$  kV can be clamped between the ESD protected channels and GND pin. When the voltages on the protected lines fall within the trigger range, the device reverts back to the low-leakage passive state.



#### 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

When a system contains a human interface, it becomes vulnerable to large system-level ESD strikes that standard ICs cannot survive. TVS ESD protection diodes are typically used to suppress ESD at these interfaces. The TPD4E101 is a four-channel bidirectional TVS device , which is typically used to provide paths to ground for dissipating ESD events on signal or power lines between a human interface connector and a system. As the current from ESD passes through the device, only a small voltage drop is present across the diode structure. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a tolerable level to the protected IC.

#### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 10. Typical Application Schematic

#### 8.2.1 Design Requirements

For this design example, the TPD4E101 will be used to protect the SIM card. For this application, the system parameters listed in Table 1 are known.

DESIGN PARAMETER	VALUE
SIM card power supply voltage (Vcc)	3.3 V or 5 V
Signal pins voltage range	0 V to Vcc
Signal pins data rate	1 Mbps to 20 Mbps
Required IEC 61000-4-2 ESD Protection	±8-kV Contact / ±15-kV Air-Gap

**Table 1. Design Parameters** 

#### 8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must make sure:

- Voltage range on the protected line must not exceed the reverse standoff voltage of the TVS diode(s) (V<sub>RWM</sub>).
- Operating frequency is supported by the I/O capacitance C<sub>IO</sub> of the TVS diode.
- IEC 61000-4-2 protection requirement is covered by the IEC performance of the TVS diode.

**TPD4E101** SLVSBG0E – AUGUST 2012–REVISED APRIL 2016




www.ti.com

For this application, the power supply and signal voltage range is 0 to 3.3 V or to 5 V. The  $V_{RWM}$  for the TVS is ±5.5 V; therefore, the bidirectional TVS will not break down during normal operation, and therefore normal operation of the power supply and signal pins will not be effected. Either a unidirectional or bidirectional ESD clamping device is good for this application.

Next, consider the data rate of the signal. The SIM card clock frequency that the signals run off is from 1 MHz to 20 MHz; ensure that the TVS I/O capacitance will not distort this signal by filtering it with the inherent capacitance. With TPD4E101's typical capacitance of 4.8 pF, which leads to a typical 3-dB bandwidth of 700 MHz, each channel has sufficient bandwidth to pass the signal without distorting it.

Finally, the human interface in this application requires the Level 4 IEC 61000-4-2 system-level ESD protection (±8-kV Contact and ±15-kV Air-Gap). The TPD4E101 can survive at least ±15-kV Contact/ ±15-kV Air-Gap. Therefore, the device can provide sufficient ESD protection for the interface. For any TVS diode to provide its full range of ESD protection capabilities, as well as to minimize the noise and EMI disturbances the board will see during ESD events, it is crucial that a system designer uses proper board layout of their TVS ESD protection diodes. See the *Layout Example* for instructions on properly laying out TPD4E101.



#### 8.2.3 Application Curves



#### 9 Power Supply Recommendations

The TPD4E101 is a passive TVS diode-based ESD protection device, so there is no need to power it. Ensure that the maximum voltage specifications for each pin are not violated.

#### 10 Layout

#### 10.1 Layout Guidelines

- The optimum placement is as close to the interface as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the interface.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.
- Use a thick and short trace for the power supply and ground paths.

#### 10.2 Layout Example




Figure 13. Board Layout Recommendation

TEXAS INSTRUMENTS

www.ti.com

#### **11** Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

- Reading and Understanding an ESD Protection Datasheet, SLLA305
- ESD Layout Guide, SLVA680
- ESD PROTECTION DIODES EVM, SLVU702

#### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.



1-Apr-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD4E101DPWR	ACTIVE	X2SON	DPW	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	A1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

1-Apr-2016

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E101DPWR	X2SON	DPW	4	3000	180.0	9.5	0.91	0.91	0.5	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

31-Aug-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4E101DPWR	X2SON	DPW	4	3000	184.0	184.0	19.0

## **GENERIC PACKAGE VIEW**

# X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **DPW0004A**



# **PACKAGE OUTLINE**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
The size and shape of this feature may vary.

- 5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.




## **DPW0004A**

# **EXAMPLE BOARD LAYOUT**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




## **DPW0004A**

# **EXAMPLE STENCIL DESIGN**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated