

## TPL5110 Nano-power System Timer for Power Gating


### 1 Features

- Supply Voltage from 1.8V to 5.5V
- Current Consumption at 2.5V 35nA (typ)
- Selectable Time Intervals 100ms to 7200s
- Timer Accuracy 1% (typ)
- Resistor Selectable Time Interval
- Manual MOSFET Power On
- One-shot Feature

### 2 Applications

- Battery Powered Systems
- Internet of Things (IoT)
- Intruder Detection
- Tamper Detection
- Home Automation Sensors
- Thermostats
- Consumer Electronics
- Remote Sensor
- White Goods

### 4 Simplified Application Schematic



### 3 Description

The TPL5110 Nano Timer is a low power timer with an integrated MOSFET driver ideal for power gating in duty cycled or battery powered applications. Consuming only 35nA, the TPL5110 can enable the power supply line and drastically reduce the overall system stand by current during the sleep time. Such power savings enable the use of significantly smaller batteries making it well suited for energy harvesting or wireless sensor applications. The TPL5110 provides selectable timing intervals from 100ms to 7200s and is designed for power gating applications. In addition, the TPL5110 has a unique One-shot feature where the timer will only power the MOSFET for one cycle. The TPL5110 is available in a 6-pin SOT23 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPL5110	SOT23 (6)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.




## Table of Contents

<b>1 Features</b> .....	<a href="#">1</a>	8.2 Functional Block Diagram .....	<a href="#">8</a>
<b>2 Applications</b> .....	<a href="#">1</a>	8.3 Feature Description .....	<a href="#">8</a>
<b>3 Description</b> .....	<a href="#">1</a>	8.4 Device Functional Modes .....	<a href="#">9</a>
<b>4 Simplified Application Schematic</b> .....	<a href="#">1</a>	8.5 Programming .....	<a href="#">10</a>
<b>5 Revision History</b> .....	<a href="#">2</a>	<b>9 Application and Implementation</b> .....	<a href="#">16</a>
<b>6 Pin Configuration and Functions</b> .....	<a href="#">3</a>	9.1 Application Information .....	<a href="#">16</a>
<b>7 Specifications</b> .....	<a href="#">4</a>	9.2 Typical Application .....	<a href="#">16</a>
7.1 Absolute Maximum Ratings .....	<a href="#">4</a>	<b>10 Power Supply Recommendations</b> .....	<a href="#">17</a>
7.2 ESD Ratings .....	<a href="#">4</a>	<b>11 Layout</b> .....	<a href="#">17</a>
7.3 Recommended Operating Ratings .....	<a href="#">4</a>	11.1 Layout Guidelines .....	<a href="#">17</a>
7.4 Thermal Information .....	<a href="#">4</a>	11.2 Layout Example .....	<a href="#">18</a>
7.5 Electrical Characteristics .....	<a href="#">5</a>	<b>12 Device and Documentation Support</b> .....	<a href="#">19</a>
7.6 Timing Requirements .....	<a href="#">6</a>	12.1 Trademarks .....	<a href="#">19</a>
7.7 Typical Characteristics .....	<a href="#">7</a>	12.2 Electrostatic Discharge Caution .....	<a href="#">19</a>
<b>8 Detailed Description</b> .....	<a href="#">8</a>	12.3 Glossary .....	<a href="#">19</a>
8.1 Overview .....	<a href="#">8</a>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<a href="#">19</a>

## 5 Revision History

DATE	REVISION	NOTES
January 2015	*	Initial release.

## 6 Pin Configuration and Functions



### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
1	VDD	P	Supply voltage	
2	GND	G	Ground	
3	DELAY/ M_DRV	I	Time interval set and manual MOSFET Power ON	Resistance between this pin and GND is used to select the time interval. The manual MOSFET power ON switch is also connected to this pin.
4	DONE	I	Logic Input for watchdog functionality	Digital signal driven by the $\mu$ C to indicate successful processing.
5	DRV	O	Power Gating output signal generated every $t_{IP}$	The Gate of the MOSFET is connected to this pin. When DRV = LOW, the MOSFET is ON.
6	EN/ ONE_SHOT	I	Selector of mode of operation	When EN/ONE_SHOT = HIGH, the TPL5110 works as a TIMER. When EN/ONE_SHOT = LOW, the TPL5110 turns on the MOSFET one time for the programmed time interval. The next power on of the MOSFET is enabled by the manual power ON.

(1) G= Ground, P= Power, O= Output, I= Input.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	-0.3	6.0	V
Input Voltage at any pin <sup>(2)</sup>	-0.3	VDD + 0.3	V
Input Current on any pin	-5	+5	mA
Storage Temperature, T <sub>stg</sub>	-65	150	°C
Junction Temperature, T <sub>J</sub> <sup>(3)</sup>		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The voltage between any two pins should not exceed 6V.
- (3) The maximum power dissipation is a function of T<sub>J</sub>(MAX), θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub>MAX = (T<sub>J</sub>(MAX) - T<sub>A</sub>) / θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PC board.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human Body Model, per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-101 <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Ratings

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	1.8	5.5	V
Temperature Range	-40	105	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPL5110	UNIT
		SOT23	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	163	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	26	
R <sub>θJB</sub>	Junction-to-board thermal resistance	57	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	7.5	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	57	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics<sup>(1)</sup>

Specifications are for  $T_A = 25^\circ\text{C}$ ,  $V_{DD-GND} = 2.5\text{ V}$ , unless otherwise stated.

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
<b>POWER SUPPLY</b>						
IDD	Supply current <sup>(4)</sup>	Operation mode		35	50	nA
		Digital conversion of external resistance (Rext)		200	400	$\mu\text{A}$
<b>TIMER</b>						
t <sub>IP</sub>	Time interval Period	1650 selectable Time intervals	Min time interval	100		ms
			Max time interval	7200		s
	Time interval Setting Accuracy <sup>(5)</sup>	Excluding the precision of Rext	$\pm 0.6\%$			
	Time interval Setting Accuracy over supply voltage	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$\pm 25$			ppm/V
t <sub>OSC</sub>	Oscillator Accuracy		-0.5%		0.5%	
	Oscillator Accuracy over temperature <sup>(6)</sup>	$-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		$\pm 100$	$\pm 400$	ppm/ $^\circ\text{C}$
	Oscillator Accuracy over supply voltage	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$\pm 0.4$		%/V
	Oscillator Accuracy over life time <sup>(7)</sup>			$\pm 0.24\%$		
t <sub>DONE</sub>	DONE Pulse width <sup>(6)</sup>		100			ns
t <sub>DRV</sub>	DRV Pulse width	DONE signal not received		t <sub>IP</sub> - 50ms		
t <sub>Rext</sub>	Time to convert Rext			100	120	ms
<b>DIGITAL LOGIC LEVELS</b>						
V <sub>IH</sub>	Logic High Threshold DONE pin		0.7xV <sub>DD</sub>			V
V <sub>IL</sub>	Logic Low Threshold DONE pin			0.3xV <sub>DD</sub>		V
V <sub>OH</sub>	Logic output High Level DRV pin	I <sub>out</sub> = 100 $\mu\text{A}$	V <sub>DD</sub> -0.3			V
		I <sub>out</sub> = 1 mA	V <sub>DD</sub> -0.7			V
V <sub>OL</sub>	Logic output Low Level DRV pin	I <sub>out</sub> = -100 $\mu\text{A}$		0.3		V
		I <sub>out</sub> = -1 mA		0.7		V
V <sub>IH_M_DRV</sub>	Logic High Threshold DELAY/M_DRV pin		1.5			V

- (1) Electrical Characteristics Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) Limits are specified by testing, design, or statistical analysis at  $25^\circ\text{C}$ . Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (4) The supply current excludes load and pull-up resistor current. Input pins are at GND or V<sub>DD</sub>.
- (5) The accuracy for time interval settings below 1second is  $\pm 100\text{ms}$ .
- (6) This parameter is specified by design and/or characterization and is not tested in production.
- (7) Operational life time test procedure equivalent to 10 years.

### 7.6 Timing Requirements

			MIN <sup>(1)</sup>	NOM <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
$t_{r_{DRV}}$	Rise Time DRV <sup>(3)</sup>	Capacitive load 50 pF		50		ns
$t_{f_{DRV}}$	Fall Time DRV <sup>(3)</sup>	Capacitive load 50 pF		50		ns
$t_{D_{DONE}}$	DONE to DRV delay	Min delay <sup>(4)</sup>		100		ns
		Max delay <sup>(4)</sup>		$t_{DRV}$		
$t_{M\_DRV}$	Valid manual MOSFET Power ON	Observation time 30ms	20			ms
$t_{DB}$	De-bounce manual MOSFET Power ON			20		ms

- (1) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (3) This parameter is specified by design and/or characterization and is not tested in production.
- (4) from DRV falling edge.




Figure 1. TPL5110 Timing

### 7.7 Typical Characteristics




Figure 2. I<sub>DD</sub> vs. V<sub>DD</sub>




Figure 3. I<sub>DD</sub> vs. Temperature




Figure 4. Oscillator Accuracy vs. V<sub>DD</sub>




Figure 5. Oscillator Accuracy vs. Temperature




Figure 6. I<sub>DD</sub> vs. Time




Figure 7. Time interval Setting Accuracy

## 8 Detailed Description


### 8.1 Overview

The TPL5110 is a timer with power gating feature. It is ideal for use in power-cycled applications and provides selectable timing from 100ms to 7200s.

Once configured in timer mode (EN/ONE\_SHOT= HIGH) the TPL5110 periodically sends out a DRV signal to a MOSFET to turn on the  $\mu\text{C}$ . If the  $\mu\text{C}$  replies with a DONE signal within the programmed time interval ( $t_{\text{DRV}}$ ) the TPL5110 turns off the  $\mu\text{C}$ , otherwise the TPL5110 keeps the  $\mu\text{C}$  in the on state for a time equal to  $t_{\text{DRV}}$ .

The TPL5110 can work also in a one shot mode (EN/ONE\_SHOT= LOW). In this mode the DRV signal is sent out just one time at the power on of the TPL5110 to turn on the  $\mu\text{C}$ . If the  $\mu\text{C}$  replies with a DONE signal within the programmed time interval ( $t_{\text{DRV}}$ ) the TPL5110 turns off the  $\mu\text{C}$ , otherwise the TPL5110 keeps the  $\mu\text{C}$  in the on state for a time equal to  $t_{\text{DRV}}$ .

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The TPL5110 implements a periodical power gating feature or one shot power gating according to the EN/ONE\_SHOT voltage. A manual MOSFET Power ON function is realized by momentarily pulling the DELAY/M\_DRV pin to VDD.

#### 8.3.1 DRV

The gate of the MOSFET is connected to the DRV pin. When DRV= LOW, the MOSFET is turned ON. The pulse generated at DRV is equal to the selected time interval period, minus 50ms. It is shorter in the case of a DONE signal received from the  $\mu\text{C}$ . If the DONE signal is not received within the programmed time interval (minus 50ms), the DRV signal will be high for the last 50ms of the time interval in order to turn off the MOSFET before the next cycle starts.

The default value (after resistance reading) is HIGH. The signal is sent out from the TPL5110 when the programmed time interval starts. When the DRV is LOW, the manual power ON signal is ignored.

#### 8.3.2 DONE

The DONE pin is driven by a  $\mu\text{C}$  to signal that the  $\mu\text{C}$  is working properly. The TPL5110 recognizes a valid DONE signal as a low to high transition; if two or more DONE signals are received within the time interval, only the first DONE signal is processed. The minimum DONE signal pulse length is 100ns. When the TPL5110 receives the DONE signal it asserts DRV logic HIGH.



## 8.4 Device Functional Modes

### 8.4.1 Startup

During startup, after POR, the TPL5110 executes a one-time measurement of the resistance attached to the DELAY/M\_DRV pin in order to determine the desired time interval for DRV. This measurement interval is  $t_{R\_EXT}$ . During this measurement a constant current is temporarily flowing into  $R_{EXT}$ .

Once the reading of the external resistance is completed the TPL5110 enters automatically in one of the 2 modes according to the EN/ONE\_SHOT value. The EN/ONE\_SHOT pin needs to be hard wired to GND or VDD according to the required mode of operation.




Figure 8. Startup - Timer mode

### 8.4.2 Timer Mode

During timer mode ( $EN/ONE\_SHOT = HIGH$ ), the TPL5110 asserts periodic DRV pulses according to the programmed time interval. The length of the DRV pulses is set by the receiving of a DONE pulse from the uC. See Figure 8.

### 8.4.3 One Shot Mode

During One shot mode ( $EN/ONE\_SHOT = LOW$ ), the TPL5110 generates just one pulse at the DRV pin which lasts according to the programmed time interval. In one-shot mode, other DRV pulses can be triggered using the DELAY/M\_DRV pin. If a valid manual power ON occurs when  $EN/ONE\_SHOT$  is LOW, the TPL5110 generates just one pulse at the DRV pin. The duration of the pulse is set by the programmed time interval. Also in this case, if a DONE signal is received within the programmed time interval (minus 50ms), the MOSFET connected to the DRV pin is turned off. See Figure 9 and Figure 10.





Figure 9. Startup One Shot Mode, (DONE received within  $t_{IP}$ )


**Device Functional Modes (continued)**

**Figure 10. Startup One Shot Mode, (no DONE received within  $t_{IP}$ )**
**8.5 Programming**
**8.5.1 Configuring the Time Interval with the DELAY/M\_DRV Pin**

The time interval between 2 adjacent DRV pulses (falling edges, in timer mode) is selectable through an external resistance ( $R_{EXT}$ ) between the DELAY/M\_DRV pin and ground. The resistance ( $R_{EXT}$ ) must be in the range between 500 $\Omega$  and 170k $\Omega$ . At least a 1% precision resistance is recommended. See section [Selection of the External Resistance](#) on how to set the time interval using  $R_{EXT}$ .

**8.5.2 Manual MOSFET Power ON Applied to the DELAY/M\_DRV Pin**

If VDD is connected to the DELAY/M\_DRV pin, the TPL5110 recognizes this as a manual MOSFET Power ON condition. In this case the time interval is not set. If the manual MOSFET Power ON is asserted during the POR or during the reading procedure, the reading procedure is aborted and is re-started as soon as the manual MOSFET Power ON switch is released. A pulse on the DELAY/M\_DRV pin is recognized as a valid manual MOSFET Power ON only if it lasts at least 20ms (observation time is 30ms). The manual MOSFET Power ON may be implemented using a switch (momentary mechanical action).

If the DRV is already LOW (MOSFET ON) the manual MOSFET Power ON is ignored.


**Figure 11. Manual MOSFET Power ON in Timer Mode**

Programming (continued)




Figure 12. Manual MOSFET Power ON in One Shot Mode

8.5.2.1 DELAY/M\_DRV

A resistance in the range between 500Ω and 170kΩ must to be connected to the DELAY/M\_DRV pin in order to select a valid time interval. At the POR and during the reading of the resistance, the DELAY/M\_DRV is connected to an analog signal chain through a mux. After the reading of the resistance, the analog circuit is switched off and the DELAY/M\_DRV is connected to a digital circuit.

In this state, a logic HIGH applied to the DELAY/M\_DRV pin is interpreted by the TPL5110 as a manual power ON. The manual power ON detection is provided with a de-bounce feature (on both edges) which makes the TPL5110 insensitive to the glitches on the DELAY/M\_DRV.

The M\_DRV must stay high for at least 20ms to be valid. Once a valid signal at DELAY/M\_DRV is understood as a manual power on, the DRV signal will be asserted in the next 10ms. Its duration will be according to the programmed time interval (minus 50ms), or less if the DONE is received.

A manual power ON signal resets all the counters. The counters will restart as soon as a valid manual power ON signal is recognized and the signal at DELAY/M\_DRV pin is asserted LOW. Due to the asynchronous nature of the manual power ON signal and its arbitrary duration, the LOW status of the DRV signal may be affected by an uncertainty of about ±5ms.

An extended assertion of a logic HIGH at the DELAY/M\_DRV pin will turn on the MOSFET for a time longer than the programmed time interval. DONE signals received while the DELAY/M\_DRV is HIGH are ignored. If the DRV is already LOW (MOSFET ON) the manual power ON is ignored.

8.5.2.2 Circuitry

The manual Power ON may be implemented using a switch (momentary mechanical action). The TPL5110 offers 2 possible approaches according to the power consumption constraints of the application.

Programming (continued)




Figure 13. Manual MOSFET Power ON with SPST Switch

For use cases that do not require the lowest power consumption, using a single pole single throw switch may offer a lower cost solution. The DELAY/M\_DRV pin may be directly connected to VDD with R<sub>EXT</sub> in the circuit. The current drawn from the supply voltage during the manual power ON is given by VDD/R<sub>EXT</sub>.




Figure 14. Manual MOSFET Power ON with SPDT Switch

The manual MOSFET Power ON function may also be asserted by switching DELAY/M\_DRV from R<sub>EXT</sub> to VDD using a single pole double throw switch, which will provide a lower power solution for the manual power ON, because no current flows.

8.5.3 Selection of the External Resistance

In order to set the time interval, the external resistance R<sub>EXT</sub> is selected according the following formula:

$$R_{EXT} = 100 \left( \frac{-b + \sqrt{b^2 - 4a(c - 100T)}}{2a} \right) \tag{1}$$

Where:

- T is the desired time interval in seconds.
- R<sub>EXT</sub> is the resistance value to use in Ω.
- a,b,c are coefficients depending on the range of the time interval.

**Programming (continued)**
**Table 1. Coefficients for Equation 1**

SET	Time Interval Range (s)	a	b	c
1	1 < T ≤ 5	0.2253	-20.7654	570.5679
2	5 < T ≤ 10	-0.1284	46.9861	-2651.8889
3	10 < T ≤ 100	0.1972	-19.3450	692.1201
4	100 < T ≤ 1000	0.2617	-56.2407	5957.7934
5	T > 1000	0.3177	-136.2571	34522.4680

**EXAMPLE**

Required time interval: 8s

The coefficient set to be selected is the number 2. The formula becomes

$$R_{EXT} = 100 \left( \frac{46.9861 - \sqrt{46.9861^2 + 4 * 0.1284 (-2561.8889 - 100 * 8)}}{2 * 0.1284} \right) \quad (2)$$

The resistance value is 10.18 kΩ.

The following Look-Up-Tables contain example values of  $t_{IP}$  and their corresponding value of  $R_{EXT}$ .

**Table 2. First 9 Time Intervals**

$t_{IP}$ (ms)	Resistance (Ω)	Closest real value (Ω)	Parallel of two 1% tolerance resistors, (kΩ)
100	500	500	1.0 // 1.0
200	1000	1000	-
300	1500	1500	2.43 // 3.92
400	2000	2000	-
500	2500	2500	4.42 // 5.76
600	3000	3000	5.36 // 6.81
700	3500	3500	4.75 // 13.5
800	4000	4000	6.19 // 11.3
900	4500	4501	6.19 // 16.5

**Table 3. Most Common Time Intervals Between 1s to 2h**

$t_{IP}$	Calculated Resistance (kΩ)	Closest Real Value (kΩ)	Parallel of Two 1% Tolerance Resistors, (kΩ)
1s	5.20	5.202	7.15 // 19.1
2s	6.79	6.788	12.4 // 15.0
3s	7.64	7.628	12.7 // 19.1
4s	8.30	8.306	14.7 // 19.1
5s	8.85	8.852	16.5 // 19.1
6s	9.27	9.223	18.2 // 18.7
7s	9.71	9.673	19.1 // 19.6
8s	10.18	10.180	11.5 // 8.87
9s	10.68	10.68	17.8 // 26.7
10s	11.20	11.199	15.0 // 44.2
20s	14.41	14.405	16.9 // 97.6
30s	16.78	16.778	32.4 // 34.8
40s	18.75	18.748	22.6 // 110.0
50s	20.047	20.047	28.7 // 66.5

**Table 3. Most Common Time Intervals Between 1s to 2h (continued)**

$t_P$	Calculated Resistance (k $\Omega$ )	Closest Real Value (k $\Omega$ )	Parallel of Two 1% Tolerance Resistors, (k $\Omega$ )
1min	22.02	22.021	40.2 // 48.7
2min	29.35	29.349	35.7 // 165.0
3min	34.73	34.729	63.4 // 76.8
4min	39.11	39.097	63.4 // 102.0
5min	42.90	42.887	54.9 // 196.0
6min	46.29	46.301	75.0 // 121.0
7min	49.38	49.392	97.6 // 100.0
8min	52.24	52.224	88.7 // 127.0
9min	54.92	54.902	86.6 // 150.0
10min	57.44	57.437	107.0 // 124.0
20min	77.57	77.579	140.0 // 174.0
30min	92.43	92.233	182.0 // 187.0
40min	104.67	104.625	130.0 // 536.00
50min	115.33	115.331	150.0 // 499.00
1h	124.91	124.856	221.0 // 287.00
1h30min	149.39	149.398	165.0 // 1580.0
2h	170.00	170.00	340.0 // 340.0

### 8.5.4 Quantization Error

The TPL5110 can generate 1650 discrete timer intervals in the range of 100ms to 7200s. The first 9 intervals are multiples of 100ms. The remaining 1641 intervals cover the range between 1s to 7200s. Because they are discrete intervals, there is a quantization error associated with each value.

The quantization error can be evaluated according to the following formula:

$$Err = 100 \frac{(T_{DESIRED} - T_{ADC})}{T_{DESIRED}} \quad (3)$$

Where:

$$T_{ADC} = INT \left[ \frac{1}{100} \left( a \frac{R_D^2}{100} + b \frac{R_D}{100} + c \right) \right] \quad (4)$$

$$R_D = INT \left[ \frac{R_{EXT}}{100} \right] \quad (5)$$

$R_{EXT}$  is the resistance calculated with [Equation 1](#) and a,b,c are the coefficients of the equation listed in [Table 1](#).

### 8.5.5 Error Due to Real External Resistance

$R_{EXT}$  is a theoretical value and may not be available in standard commercial resistor values. It is possible to closely approach the theoretical  $R_{EXT}$  using two or more standard values in parallel. However, standard values are characterized by a certain tolerance. This tolerance will affect the accuracy of the time interval.

The accuracy can be evaluated using the following procedure:

1. Evaluate the min and max values of  $R_{EXT}$  ( $R_{EXT\_MIN}$ ,  $R_{EXT\_MAX}$  with [Equation 1](#) using the selected commercial resistance values and their tolerances.
2. Evaluate the time intervals ( $T_{ADC\_MIN}[R_{EXT\_MIN}]$ ,  $T_{ADC\_MAX}[R_{EXT\_MAX}]$ ) with [Equation 4](#).
3. Find the errors using [Equation 3](#) with  $T_{ADC\_MIN}$ ,  $T_{ADC\_MAX}$ .

The results of the formula indicate the accuracy of the time interval.

The example below illustrates the procedure.

- Desired time interval ,  $T_{desired} = 600s$ ,

- Required  $R_{EXT}$ , from [Equation 1](#),  $R_{EXT} = 57.44\text{k}\Omega$ .

From [Table 3](#)  $R_{EXT}$  can be built with a parallel combination of two commercial values with 1% tolerance:  $R1 = 107\text{k}\Omega$ ,  $R2 = 124\text{k}\Omega$ . The uncertainty of the equivalent parallel resistance can be found using:

$$uR_{//} = R_{//} \sqrt{\left(\frac{u_{R1}}{R1}\right)^2 + \left(\frac{u_{R2}}{R2}\right)^2} \quad (6)$$

Where  $uR_n$  ( $n=1,2$ ) represent the uncertainty of a resistance,

$$u_{R_n} = R_n \frac{\text{Tolerance}}{\sqrt{3}} \quad (7)$$

The uncertainty of the parallel resistance is 0.82%, meaning the value of  $R_{EXT}$  may range between  $R_{EXT\_MIN} = 56.96\text{ k}\Omega$  and  $R_{EXT\_MAX} = 57.90\text{ k}\Omega$ .

Using these value of  $R_{EXT}$ , the digitized timer intervals calculated with [Equation 4](#) are respectively  $T_{ADC\_MIN} = 586.85\text{ s}$  and  $T_{ADC\_MAX} = 611.3\text{ s}$ , giving an error range of  $-1.88\%$  /  $+2.19\%$ . The asymmetry of the error range is due to the quadratic transfer function of the resistance digitizer.

## 9 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

In battery powered applications one design constraint is the need for low current consumption. The TPL5110 is suitable in applications where there is a need to monitor environmental conditions at a fixed time interval. Often in these applications a watchdog or other internal timer in a  $\mu\text{C}$  is used to implement a wakeup function. Typically, the power consumption of these functions is not optimized. Using the TPL5110 to implement a periodical power gating of the  $\mu\text{C}$  or of the entire system the current consumption will be only tens of nA.

### 9.2 Typical Application

The TPL5110 can be used in environment sensor nodes such as humidity and temperature sensor node. The sensor node has to measure the humidity and the temperature and transmit the data through a low power RF micro such as the CC2531. Since the temperature and the humidity in home application do not change so fast, the measurement and the transmission of the data can be done at very low rate, such as every 30 seconds. The RF micro should spend most of the time in counting the elapsed time, but using the TPL5110 it is possible to complete turn off the RF micro and extend the battery life. The TPL5110 will turn on the RF micro when the programmed time interval elapses or for debug purpose with the manual MOSFET Power ON switch.



**Figure 15. Sensor Node**

#### 9.2.1 Design Requirements

The Design is driven by the low current consumption constraint. The data are usually acquired on a rate which is in the range between 30s and 60s. The highest necessity is the maximization of the battery life. The TPL5110 helps achieve this goal because it allows turning off the RF micro.


#### 9.2.2 Detailed Design Procedure

When the focal constraint is the battery life, the selection of a low power voltage regulator and low leakage MOSFET to power gate the  $\mu\text{C}$  is mandatory. The first step in the design is the calculation of the power consumption of each device in the different mode of operations. An example is the HDC1000, in measurement mode the RF micro is in normal operation and transmission. The different modes offer the possibility to select the appropriate time interval which respect the application constraint and maximize the life of the battery.



## Typical Application (continued)

### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The TPL5110 requires a voltage supply within 1.8 V and 5.5 V. A multilayer ceramic bypass X7R capacitor of 0.1µF between VDD and GND pin is recommended.

## 11 Layout

### 11.1 Layout Guidelines

The DELAY/M\_DRV pin is sensitive to parasitic capacitance. It is suggested that the traces connecting the resistance on this pin to GROUND be kept as short as possible to minimize parasitic capacitance. This capacitance can affect the initial set up of the time interval. Signal integrity on the DRV pin is also improved by keeping the trace length between the TPL5110 and the gate of the MOSFET short to reduce the parasitic capacitance. The EN/ONE\_SHOT needs to be tied to GND or VDD with short traces.

## 11.2 Layout Example




Figure 17. Layout

## 12 Device and Documentation Support

### 12.1 Trademarks

All trademarks are the property of their respective owners.

### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPL5110DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZALX	<a href="#">Samples</a>
TPL5110DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZALX	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF TPL5110 :**

- Automotive: [TPL5110-Q1](#)

**NOTE: Qualified Version Definitions:**

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**



**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL5110DDCR	SOT-23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPL5110DDCT	SOT-23-THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL5110DDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TPL5110DDCT	SOT-23-THIN	DDC	6	250	210.0	185.0	35.0

DDC (R-PDSO-G6)

PLASTIC SMALL-OUTLINE




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - Falls within JEDEC MO-193 variation AA (6 pin).



DDC (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.