

Sample &

Buv



TPS2592AA, TPS2592AL

SLVSC11C -JUNE 2013-REVISED DECEMBER 2014

TPS2592Ax 12-V eFuse with Over Voltage Protection and Blocking FET Control Not Recommended for New Designs

Technical

Documents

1 Features

- $V_{OPERATING} = 4.5 \text{ V}$ to 13.8 V, $V_{ABSMAX} = 20 \text{ V}$
- Integrated 28-mΩ Pass MOSFET
- Fixed 15-V Over Voltage Clamp
- 2-A to 3.7-A Adjustable I_{LIMIT} (±15% Accuracy)
- Reverse Current Blocking Support
- Programmable OUT Slew Rate, UVLO
- Built-in Thermal Shutdown
- UL 2367 Recognized File No. 169910*
 - *R_{ILIM} ≤ 100 kΩ (4 A max)
- Safe During Single Point Failure Test (UL60950)
- Small Foot Print 10L (3 mm x 3 mm) VSON

2 Applications

- Adapter Powered Devices
- HDD and SSD Drives
- Set Top Boxes
- Servers / AUX Supplies
- Fan Control
- PCI/PCIe Cards

3 Description

Tools &

Software

The TPS2592Ax family of eFuses is a highly integrated circuit protection and power management solution in a tiny package. The devices use few external components and provide multiple protection modes. They are a robust defense against overloads, shorts circuits, voltage surges, excessive inrush current, and reverse current.

Support &

Community

....

Current limit level can be set with a single external resistor. Over voltage events are limited by internal clamping circuits to a safe fixed maximum, with no external components required.


Applications with particular voltage ramp requirements can set dV/dT with a single capacitor to ensure proper output ramp rates. Many systems, such as SSDs, must not allow holdup capacitance energy to dump back through the FET body diode onto a drooping or shorted input bus. The BFET pin is for such systems. An external NFET can be connected "Back to Back (B2B)" with the TPS2592Ax output and the gate driven by BFET to prevent current flow from load to source (see Figure 40).

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS2592AA	V(SON (10)	2.00 mm 2.00 mm		
TPS2592AL	VSON (10)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Transient: Output Short Circuit



4 Application Schematic



SLVSC11C-JUNE 2013-REVISED DECEMBER 2014

www.ti.com

Page

Table of Contents

1	Features 1				
2	Applications 1				
3	Des	cription 1			
4	Application Schematic 1				
5	Rev	ision History 2			
6	Dev	ice Comparison Table 4			
7	Pin	Configuration and Functions 4			
8		cifications5			
	8.1	Absolute Maximum Ratings 5			
	8.2	ESD Ratings5			
	8.3	Recommended Operating Conditions5			
	8.4	Thermal Information6			
	8.5	Electrical Characteristics 6			
	8.6	Timing Requirements 7			
	8.7	Typical Characteristics 8			
9	Deta	ailed Description 14			
	9.1	Overview 14			
	9.2	Functional Block Diagram 14			
	9.3	Feature Description 14			

	9.4	Device Functional Modes	17
10	App	lication and Implementation	. 18
	10.1	Application Information	18
	10.2	Typical Applications	18
	10.3	Maximum Device Power Dissipation Considerations	23
11	Pow	er Supply Recommendations	. 24
	11.1	Transient Protection	24
	11.2	Output Short-Circuit Measurements	24
12	Layo	out	. 25
	12.1	Layout Guidelines	25
	12.2	Layout Example	25
13	Devi	ce and Documentation Support	. 26
	13.1	Device Support	26
	13.2	Related Links	26
	13.3	Trademarks	26
	13.4	Electrostatic Discharge Caution	26
	13.5	Glossary	26
14	Mec	hanical, Packaging, and Orderable	
	Infor	mation	. 26

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision	в ((2013) t	o Revision	С
-----------------------	-----	----------	------------	---

•	Deleted TPS2592Bx and TPS2592Zx devices from data sheet	1
•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Changed UL Feature	
•	Changed from Switches/Routers to Adapter Powered Devices in Applications	
•	Changed Application Schematic	
•	Deleted Continuous output current in Absolute Maximum Ratings	
•	Added Maximum power dissipation in Absolute Maximum Ratings	
•	Changed Continuous output current values	
•	Changed Resistance values	5
•	Changed some rows from the Electrical Characteristics to the Timing Requirements.	6
•	Added Overload current limit, R _{ILIM} = 80.6 kΩ	6
•	Deleted Overload current limit, $R_{ILIM} = 150 \text{ k}\Omega$	6
•	Changed Figure 31	
•	Changed Figure 32	13
•	Added subsections for GND, VIN, dV/dT, BFET, EN/UVLO, and ILIM	. 14
•	Changed Equation 1	15
•	Changed Equation 2	15
•	Changed Figure 37	20
•	Changed Figure 38	21
•	Changed Figure 39	21
•	Changed Figure 40	21
•	Changed Figure 41	23



Not Recommended for New Designs

TPS2592AA, TPS2592AL

SLVSC11C -JUNE 2013-REVISED DECEMBER 2014

www.ti.com

Revision History (continued)

•	Changed Figure 42	23
•	Changed Figure 43	24

Changes from Revision A (June 2013) to Revision B

Page

•	Changed the device list From: TPS2592Ax and TPS2592Bx To: TPS2592AA, TPS2592AL, TPS2592BA, TPS2592BL, and TPS2592ZA	1
•	Changed the first sentence of the DESCRIPTION	1
•	Changed Application Schematic	
•	Changed the Transient: Output Short Circuit image	1
•	Changed the Description of the BFET pin	4
•	Added Note 1 to the RECOMMENDED OPERATING CONDITIONS table	5
•	Added Note 1 To Overload current limit and Short-circuit current limit	6
•	Changed Figure 1 label From V _{UVLO} (Rising, Falling) To: Input UVLO (Rising, Falling)	8
•	Changed Figure 1 label From I _{VIN-OFF} To: I _{Q-OFF}	8
•	Changed Figure 5	8
•	Changed Figure 11, through Figure 15	8
•	Changed Figure 17 label From: V _{VIN_VOUT} To: V _{VIN_OUT}	9
•	Changed Figure 18 label From: V _{VIN_VOUT} To: V _{VIN_OUT}	9
•	Changed Figure 24 through Figure 29	10
•	Changed Figure 35	16

Changes from Original (June 2013) to Revision A

Page

Changed from Product Preview to Production Data

SLVSC11C – JUNE 2013 – REVISED DECEMBER 2014

www.ti.com


INSTRUMENTS

FEXAS

6 Device Comparison Table

PART NUMBER	UV	OV CLAMP	FAULT RESPONSE	STATUS
TPS2592AA	4.3 V	15 V	Auto Retry	Active
TPS2592AL	4.3 V	15 V	Latched	Active

7 Pin Configuration and Functions



Pin Functions

	PIN	DESCRIPTION	
NAME	NUMBER	DESCRIPTION	
BFET	9	Connect this pin to the gate of a blocking NFET. See the Feature Description.	
dV/dT	1	Tie a capacitor from this pin to GND to control the ramp rate of OUT at device turn-on.	
EN/UVLO	2	This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET and pulls BFET to GND. When pulled high, it enables the device and BFET. As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider.	
GND	PowerPAD™	GND	
ILIM	10	A resistor from this pin to GND will set the overload and short circuit limit.	
OUT	6-8	Output of the device	
VIN	3-5	Input supply voltage	

4

Copyright © 2013–2014, Texas Instruments Incorporated

www.ti.com

8 Specifications

8.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT	
Supply voltage renge (1)	VIN	-0.3	20	V	
Supply voltage range ⁽¹⁾	VIN (10ms Transient)		22	v	
Output voltage	OUT	-0.3	VIN + 0.3	V	
Output voltage	OUT (Transient < 1 µs)		-1.2	V	
	ILIM	-0.3	7		
Voltage	EN/UVLO	-0.3	7	V	
Voltage	dV/dT	-0.3	7	v	
	BFET	-0.3	30		
Continuous power dissipation		See th	e Thermal Info	rmation	
Maximum power dissipation ⁽³⁾ ,	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		40	W	
$P_D = (V_IN \cdot V_OUT)^* I_LIMIT$	$T_A = 0^{\circ}C$ to +85°C		50	٧V	
Storage temperature range, T _{stg}		-65	150	°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

(3) Refer detailed explanation in the application section Maximum Device Power Dissipation Considerations .

8.2 ESD Ratings

				VALUE	UNIT	
V _(ESD) Electrostatic discharge	Electroptotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V		
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V			

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
	VIN	VIN			13.8	
	BFET		C		VIN+6	V
Input voltage range	dV/dT, EN	/UVLO	C		6	v
	ILIM	ILIM			3.3	
		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	C		2.8	A
Continuous output current	IOUT	$T_A = 0^{\circ}C$ to +85°C	C		3.4	
Resistance	ILIM	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	10		80.6	kΩ
Resistance		$T_A = 0^{\circ}C$ to +85°C	10		100	K12
External conceitance	OUT	OUT		1	1000	μF
External capacitance	dV/dT	dV/dT			1000	nF
Operating junction temperature range, T _J			-40	25	125	°C
Operating Ambient temperature	Operating Ambient temperature range, T _A				85	°C

SLVSC11C -JUNE 2013-REVISED DECEMBER 2014

www.ti.com

STRUMENTS

EXAS

8.4 Thermal Information⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		TPS2592Ax	LINUT
	THERMAL METRIC	DRC (10) PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	45.9	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	53	
$R_{\theta JB}$	Junction-to-board thermal resistance	21.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.2	°C/vv
Ψ _{JB}	Junction-to-board characterization parameter	21.4	
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	5.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

8.5 Electrical Characteristics

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$, VIN = 12 V, $V_{EN/UVLO} = 2$ V, $R_{ILIM} = 45.3 \text{ k}\Omega$, $C_{dVdT} = OPEN$. All voltages referenced to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VIN (INPUT SU	PPLY)					
V _{UVR}	UVLO threshold, rising		4.15	4.3	4.45	V
V _{UVhyst}	UVLO hysteresis ⁽¹⁾			5.4%		
IQ _{ON}	- Supply current	Enabled: EN/UVLO = 2 V	0.2	0.42	0.65	mA
IQ _{OFF}	Supply current	EN/UVLO = 0 V		0.1	0.25	mA
V _{OVC}	Over-voltage clamp	VIN > 16.5 V, I _{OUT} = 10 mA	13.8	15	16.5	V
EN/UVLO (ENA	BLE/UVLO INPUT)					
V _{ENR}	EN Threshold voltage, rising		1.37	1.4	1.44	V
V _{ENF}	EN Threshold voltage, falling		1.32	1.35	1.39	V
I _{EN}	EN Input leakage current	$0 V \le V_{EN} \le 5 V$	-100	0	100	nA
dV/dT (OUTPU	T RAMP CONTROL)					
I _{dVdT}	dV/dT Charging current ⁽¹⁾	V _{dVdT} = 0 V		220		nA
R_{dVdT_disch}	dV/dT Discharging resistance	EN/UVLO = 0 V, I _{dVdT} = 10 mA sinking	50	73	100	Ω
V _{dVdTmax}	dV/dT Max capacitor voltage ⁽¹⁾			5.5		V
GAIN _{dVdT}	dV/dT to OUT gain ⁽¹⁾	ΔV _{dVdT}		4.85		V/V
ILIM (CURREN	T LIMIT PROGRAMMING)					
I _{ILIM}	ILIM Bias current ⁽¹⁾			10		μA
		$R_{ILIM} = 45.3 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$	1.79	2.10	2.42	
I _{OL}		$R_{ILIM} = 80.6 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}$		3.1		А
		$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 1 \text{ V}, T_J = 0^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	3.46	3.75	4.03	
I _{OL-R-Short}	Overload current limit ⁽²⁾	R_{ILIM} = 0 $\Omega,$ Shorted Resistor Current Limit (Single Point Failure Test: UL60950)^{(1)}		0.7		А
I _{OL-R-Open}		$R_{\rm ILIM}$ = OPEN, Open Resistor Current Limit (Single Point Failure Test: UL60950)^{(1)}		0.55		А
	Short-circuit current limit ⁽²⁾	$R_{ILIM} = 45.3 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}$	1.66	1.98	2.29	А
I _{SCL}		$R_{ILIM} = 100 \text{ k}\Omega, V_{VIN-OUT} = 12 \text{ V}$	2.90 3.32 3.75		3.75	А
RATIO _{FASTRIP}	Fast-Trip comparator level w.r.t. overload current limit ⁽¹⁾	I _{FASTRI} P: I _{OL}		160%		
V _{OpenILIM}	ILIM Open resistor detect threshold ⁽¹⁾	V _{ILIM} Rising, R _{ILIM} = OPEN		3.1		V

 These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

(2) Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.



www.ti.com

Electrical Characteristics (continued)

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$, VIN = 12 V, V_{EN /UVLO} = 2 V, R_{ILIM} = 45.3 k Ω , C_{dVdT} = OPEN. All voltages referenced to GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT (PASS F	ET OUTPUT)	Г				
Р		$T_J = 25^{\circ}C$	21	28	33	
R _{DS(on)}	FET ON resistance	T _J = 125°C		39	46	mΩ
I _{OUT-OFF-LKG}	OUT Bias current in off state	V _{EN/UVLO} = 0 V, V _{OUT} = 0 V (Sourcing)	-5	0	1	
IOUT-OFF-SINK		V _{EN/UVLO} = 0 V, V _{OUT} = 300 mV (Sinking)	10	15	20	μA
BFET (BLOCK	(ING FET GATE DRIVER)					
IBFET	BFET Charging current ⁽¹⁾	V _{BFET} = V _{OUT}		2		μA
V _{BFETmax}	BFET Clamp voltage ⁽¹⁾			V _{VIN} + 6.4		V
R _{BFETdisch}	BFET Discharging resistance to GND	V _{EN/UVLO} = 0 V, I _{BFET} = 100 mA	15	26	36	Ω
TSD (THERM	AL SHUT DOWN)					
T _{SHDN}	TSD Threshold, rising ⁽¹⁾			160		°C
T _{SHDNhyst}	TSD Hysteresis ⁽¹⁾			10		°C
		TPS2592AL LATCHED		ATCHED		
	Thermal fault: latched or autoretry	TPS2592AA	AU	AUTO-RETRY		

8.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{ON}	Turn-on delay ⁽¹⁾	$EN/UVLO \rightarrow H$ to I_{VIN} = 100 mA, 1-A resistive load at OUT		220		μs
t _{OFFdly}	Turn Off delay ⁽²⁾	EN/UVLO↓ to BFET↓, $C_{BFET} = 0$		0.4		μs
dV/dT (OUT	PUT RAMP CONTROL)					
		EN/UVLO \rightarrow H to OUT = 11.7 V, C _{dVdT} = 0	0.7	1	1.3	
t _{dVdT}	Output ramp time	$EN/UVLO \rightarrow H$ to $OUT = 11.7$ V, $C_{dVdT} = 1 \text{ nF}^{(2)}$	12			ms
ILIM (CURR	ENT LIMIT PROGRAMMING)				,	
t _{FastOffDly}	Fast-Trip comparator delay ⁽²⁾	$I_{OUT} > I_{FASTRIP}$ to $I_{OUT}= 0$ (Switch Off)		3		μs
BFET (BLO	CKING FET GATE DRIVER)					
	BFET Turn-On duration ⁽²⁾	EN/UVLO \rightarrow H to V _{BFET} = 12 V, C _{BFET} = 1 nF		4.2		
tBFET-ON	BFET Turn-On duration	EN/UVLO \rightarrow H to VB _{FET} = 12 V, C _{BFET} = 10 nF	nF 42			ms
	BFET Turn-Off duration ⁽²⁾	EN/UVLO \rightarrow L to _{VBFET} = 1 V, C _{BFET} = 1 nF	0.4			
t _{BFET-OFF}	BFEI Turn-Off duration	EN/UVLO \rightarrow L to V _{BFET} = 1 V, C _{BFET} = 10 nF	1.4			μs

(1) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

(2) These parameters are provided for reference only and do not constitute part of TI's published device specifications for purposes of TI's product warranty.

SLVSC11C – JUNE 2013-REVISED DECEMBER 2014


www.ti.com

NSTRUMENTS


Texas

8.7 Typical Characteristics

 $T_{J} = 25^{\circ}C, V_{VIN} = 12 \text{ V}, V_{EN/UVLO} = 2 \text{ V}, R_{ILIM} = 100 \text{ k}\Omega, C_{VIN} = 0.1 \text{ }\mu\text{F}, C_{OUT} = 1 \text{ }\mu\text{F}, C_{dVdT} = OPEN \text{ (unless stated otherwise)}$



www.ti.com




SLVSC11C - JUNE 2013-REVISED DECEMBER 2014


www.ti.com

NSTRUMENTS

Texas



www.ti.com




SLVSC11C-JUNE 2013-REVISED DECEMBER 2014


www.ti.com

ISTRUMENTS

EXAS



www.ti.com




www.ti.com

9 Detailed Description

9.1 Overview

The TPS2592xx is an e-fuse with integrated power switch that is used to manage current/voltage/start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When VIN exceeds the undervoltage-lockout threshold (V_{UVR}), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET. As VIN rises, the internal MOSFET of the device will start conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (below V_{ENF}), internal MOSFET is turned off. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

After a successful start-up sequence, the device now actively monitors its load current and input voltage, ensuring that the adjustable overload current limit I_{OL} is not exceeded and input voltage spikes are safely clamped to V_{OVC} level at the output. This keeps the output device safe from harmful voltage and current transients. The device also has built-in thermal sensor. In the event device temperature (T_J) exceeds T_{SHDN}, typically 160°C, the thermal shutdown circuitry will shut down the internal MOSFET thereby disconnecting the load from the supply. In TPS2592AL, the output will remain disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS2592AA device will remain off during a cooling period until device temperature falls below $T_{SHDN} - 10^{\circ}$ C, after which it will attempt to restart. This ON and OFF cycle will continue until fault is cleared.



9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 GND

This is the most negative voltage in the circuit and is used as a reference for all voltage measurements unless otherwise specified.



(1)

(2)

Feature Description (continued)

9.3.2 VIN

www.ti.com

Input voltage to the TPS2592Ax. A ceramic bypass capacitor close to the device from VIN to GND is recommended to alleviate bus transients. The recommended operating voltage range is 4.5 V to 13.8 V for TPS2592Ax. The device can continuously sustain a voltage of 20 V on VIN pin. However, above the recommended maximum bus voltage, the device will be in over-voltage protection (OVP) mode, limiting the output voltage to V_{OVC} . The power dissipation in OVP mode is $P_{D_OVP} = (V_{VIN} - V_{OVC}) \times I_{OUT}$, which can potentially heat up the device and cause thermal shutdown.

9.3.3 dV/dT

Connect a capacitor from this pin to GND to control the slew rate of the output voltage at power-on. This pin can be left floating to obtain a predetermined slew rate (minimum T_{dVdT}) on the output. Equation governing slew rate at start-up is shown below:

$$\frac{dV_{OUT}}{dt} = \frac{I_{dVdT} \times GAIN_{dVdT}}{C_{dVdT} + C_{INT}}$$

Where:

$$\begin{split} & I_{dVdT} = 220 \text{ nA (TYP)} \\ & C_{INT} = 70 \text{ pF (TYP)} \\ & GAIN_{dVdT} = 4.85 \\ & \frac{dV_{OUT}}{dT} = \text{ Desired output slew rate} \end{split}$$

The total ramp time (T_{dVdT}) for 0 to VIN can be calculated using the following equation:

 $T_{dVdT} = 10^6 \times V_{IN} \times (C_{dVdT} + 70 \text{ pF})$

For details on how to select an appropriate charging time/rate, refer to the applications section: Setting Output Voltage Ramp Time (T_{dVdT})

9.3.4 BFET

Connect this pin to an external NFET that can be used to disconnect input supply from rest of the system in the event of power failure at VIN. The BFET pin is controlled by either UVLO event or EN/UVLO (see Table 1). BFET can source charging current of 2 μ A (TYP) and sink (discharge) current from the gate of the external FET via a 26- Ω internal discharge resistor to initiate fast turn-off, typically <1 μ s. Due to 2 μ A charging current, it is recommended to use >10 M Ω impedance when probing the BFET node.

EN/UVLO > V _{ENR}	VIN>V _{UVR}	BFET MODE						
Н	Н	Charge						
Х	L	Discharge						
L	Х	Discharge						

Table 4

9.3.5 EN/UVLO

As an input pin, it controls both the ON/OFF state of the internal MOSFET and that of the external blocking FET. In its high state, the internal MOSFET is enabled and charging begins for the gate of external FET. A low on this pin will turn off the internal MOSFET and pull the gate of the external FET to GND via the built-in discharge resistor. High and Low levels are specified in the parametric table of the datasheet. The EN/UVLO pin is also used to clear a thermal shutdown latch in the TPS2592AL by toggling this pin ($H \rightarrow L$).

The internal de-glitch delay on EN/UVLO falling edge is intentionally kept low (1 us typical) for quick detection of power failure. When used with a resistor divider from supply to EN/UVLO to GND, power-fail detection on EN/UVLO helps in quick turn-off of the BFET driver, thereby stopping the flow of reverse current (see typical application diagram, Figure 40). For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO to GND.

Copyright © 2013–2014, Texas Instruments Incorporated

SLVSC11C - JUNE 2013-REVISED DECEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

(3)

9.3.6 ILIM

The device continuously monitors the load current and keeps it limited to the value programmed by R_{ILIM} . After start-up event and during normal operation, current limit is set to I_{OL} (over-load current limit).

$$I_{OL} = \left(0.7 + 3 \times 10^{-5} \times R_{ILIM}\right)$$

When power dissipation in the internal MOSFET $[P_D = (V_{VIN} - V_{OUT}) \times I_{OUT}]$ exceeds 10 W, there is a 2% – 12% thermal foldback in the current limit value so that I_{OL} drops to I_{SC} . In each of the two modes, MOSFET gate voltage is regulated to throttle short-circuit and overload current flowing to the load. Eventually, the device shuts down due to over temperature.





Figure 33. Thermal Foldback in Current Limit

During a transient short circuit event, the current through the device increases very rapidly. The current-limit amplifier cannot respond very quickly to this event due to its limited bandwidth. Therefore, the TPS2592 incorporates a fast-trip comparator, which shuts down the pass device very quickly when $I_{OUT} > I_{FASTRIP}$, and terminates the rapid short-circuit peak current. The trip threshold is set to 60% higher than the programmed overload current limit ($I_{FASTRIP} = 1.6 \times I_{OL}$). After the transient short-circuit peak current has been terminated by the fast-trip comparator, the current limit amplifier smoothly regulates the output current to I_{OL} (see figure below).





www.ti.com

9.4 Device Functional Modes

The TPS2592Ax is a hot-swap controller with integrated power switch that is used to manage current/voltage/start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When V_{VIN} exceeds the undervoltage-lockout threshold (V_{UVR}), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET and also start charging the gate of external blocking FET (if connected) via the BFET pin. As VIN rises, the internal MOSFET of the device and external FET (if connected) will start conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (that is, below V_{ENF}), the internal MOSFET is turned off and BFET pin is discharged, thereby, blocking the flow of current from VIN to OUT. User also has the ability to modify the output voltage ramp time by connecting a capacitor between dV/dT pin and GND.

Having successfully completed its start-up sequence, the device now actively monitors its load current and input voltage, ensuring that the adjustable overload current limit I_{OL} is not exceeded and input voltage spikes are safely clamped to V_{OVC} level at the output. This keeps the output device safe from harmful voltage and current transients. The device also has built-in thermal sensor. In the event device temperature (T_J) exceeds T_{SHDN} , typically 160°C, the thermal shutdown circuitry will shut down the internal MOSFET thereby disconnecting the load from the supply. In the TPS2592xL, the output will remain disconnected (MOSFET open) until power to device is recycled or EN/UVLO is toggled (pulled low and then high). The TPS2592AA device will remain off during a cooling period until device temperature falls below $T_{SHDN} - 10^{\circ}$ C, after which it will attempt to restart. This ON and OFF cycle will continue until fault is cleared.

www.ti.com

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPA2592xx is a smart eFuse. It is typically used for Hot-Swap and Power rail protection applications. It operates from 4.5 V to 18 V with programmable current limit and undervoltage protection. The device aids in controlling the in-rush current and provides precise current limiting during overload conditions for systems such as Set-Top-Box, DTVs, Gaming Consoles, SSDs/HDDs and Smart Meters. The device also provides robust protection for multiple faults on the sub-system rail.

The following design procedure can be used to select component values for the device. Alternatively, the WEBENCH[®] software may be used to generate a complete design. The WEBENCH[®] software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. Additionally, a spreadsheet design tool TPS2592 Design Calculator (SLUC571) is available on web folder. This section presents a simplified discussion of the design process.

10.2 Typical Applications






Figure 36. Typical Application Schematic: Simple 3.7-A e-Fuse for STBs

10.2.1.1 Design Requirements

Table 2. De	sign Parameters
-------------	-----------------

DESIGN PARAMETER	EXAMPLE VALUE								
Input voltage range, V _{IN}	12 V								
Undervoltage lockout set point, V _(UV)	Default: V _{UVR} = 4.3 V								
Overvoltage protection set point , $V_{(OV)}$	Default: V _{OVC} = 15 V								
Load at Start-Up , R _{L(SU)}	4 Ω								
Current limit, $I_{OL} = I_{ILIM}$	3.7 A								
Load capacitance , C _{OUT}	1 µF								
Maximum ambient temperatures , T _A	85°C								

www.ti.com

10.2.1.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS2592x.

10.2.1.2.1 Step by Step Design Procedure

This design procedure below seeks to control the junction temperature of device under both static and transient conditions by proper selection of output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

10.2.1.2.2 Programming the Current-Limit Threshold: R_{ILIM} Selection

The R_{ILIM} resistor at the ILIM pin sets the over load current limit, this can be set using Equation 4.

$$R_{\rm ILIM} = \frac{I_{\rm ILIM} - 0.7}{3 \times 10^{-5}}$$
(4)

For $I_{OL} = I_{ILIM} = 3.7$ A, from equation 4, $R_{ILIM} = 100$ k Ω , choose closest standard value resistor with 1% tolerance.

10.2.1.2.3 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of R_1 and R_2 as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated solving Equation 5.

$$V_{(UV)} = \frac{R_1 + R_2}{R_2} \times V_{ENR}$$
(5)

Where $V_{ENR} = 1.4$ V is enable voltage rising threshold.

Since R_1 and R_2 will leak the current from input supply (VIN), these resistors should be selected based on the acceptable leakage current from input power supply (VIN). The current drawnby R_1 and R_2 from the power supply $\{I_{R12} = V_{IN}/(R_1 + R_2)\}$.

However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I_{R12} must be chosen to be 20x greater than the leakage current expected.

For default UVLO of V_{UVR} = 4.3 V, select R₂ = OPEN, and R₁ = 1 M Ω . Since EN/UVLO pin is rated only to 7 V, it cannot be connected directly to V_{IN}= 12 V. It has to be connected through R₁ = 1 M Ω only, so that the pull-up current for EN/UVLO pin is limited to < 20 μ A.

The power failure threshold is detected on the falling edge of supply. This threshold voltage is 4% lower than the rising threshold, V_{UVR} . This is calculated using Equation 6.

$$V_{(PFAIL)} = 0.96 \times V_{UVR}$$

Where V_{UVR} is 4.3V, Power fail threshold set is : 4.1 V

10.2.1.2.4 Setting Output Voltage Ramp Time (T_{dVdT})

For a successful design, the junction temperature of device should be kept below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The ramp-up capacitor C_{dVdT} needed is calculated considering the two possible cases:

10.2.1.2.4.1 Case 1: Start-up without Load: Only Output Capacitance C_{OUT} Draws Current During Start-up

During start-up, as the output capacitor charges, the voltage difference as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using Equation 8.

For TPS2592xx, the inrush current is determined as,

$$I_{(INRUSH)} = C_{(OUT)} \times \frac{V_{(IN)}}{T_{dVdT}}$$

Copyright © 2013–2014, Texas Instruments Incorporated

(6)

SLVSC11C – JUNE 2013-REVISED DECEMBER 2014

Power dissipation during start-up is:

 $P_{D(INRUSH)} = 0.5 \times V_{(IN)} \times I_{(INRUSH)}$

Equation 8 assumes that load does not draw any current until the output voltage has reached its final value.

10.2.1.2.4.2 Case 2: Start-up with Load: Output Capacitance C_{OUT} and Load Draws Current During Start-up

When load draws current during the turn-on sequence, there will be additional power dissipated. Considering a resistive load during start-up ($R_{L(SU)}$), load current ramps up proportionally with increase in output voltage during T_{dVdT} time. The average power dissipation in the internal FET during charging time due to resistive load is given by:

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{V^2(IN)}{R_L(SU)}$$
(9)

Total power dissipated in the device during startup is:

10000

$$P_{D(STARTUP)} = P_{D(INRUSH)} + P_{D(LOAD)}$$
(10)

Total current during startup is given by:


$$I_{(STARTUP)} = I_{(INRUSH)} + I_{L}(t)$$

If $I_{(STARTUP)} > I_{OL}$, the device limits the current to I_{OL} and the current limited charging time is determined by:

$$T_{dVdT(Current-Limited)} = C_{OUT} \times R_{L(SU)} \times \left[\frac{I_{OL}}{I_{(INRUSH)}} - 1 + LN \left[\frac{I_{(INRUSH)}}{I_{OL} - \frac{V_{(IN)}}{R_{L(SU)}}} \right]$$
(12)

)]

The power dissipation, with and without load, for selected start-up time should not exceed the shutdown limits as shown in Figure 37.




For the design example under discussion, select ramp-up capacitor C_{dVdT} = OPEN. Then, using Equation 2.

$$T_{dVdT} = 10^{\circ} \times 12 \times (0 + 70 \text{ pF}) = 840 \text{ }\mu\text{s}$$
(13)
The inrush current drawn by the load capacitance (C_{OUT}) during ramp-up using Equation 7.

 $I_{(INRUSH)} = 1 \ \mu F \ x \ \frac{12}{840 \ \mu s} = 15 \ mA$

The inrush Power dissipation is calculated, using Equation 8.

 $P_{D(INRUSH)} = 0.5 \times 12 \times 15 \text{ m} = 90 \text{ mW}$



(8)

www.ti.com

(11)

(14)

(15)





www.ti.com

For 90 mW of power loss, the thermal shut down time of the device should not be less than the ramp-up time T_{dVdT} to avoid the false trip at maximum operating temperature. From thermal shutdown limit graph Figure 37 at $T_A = 85^{\circ}$ C, for 90 mW of power, the shutdown time is infinite. So it is safe to use 0.79 ms as start-up time without any load on output.

Considering the start-up with load 4 Ω , the additional power dissipation, when load is present during start up is calculated, using Equation 9.

$$P_{D(LOAD)} = \frac{12 \times 12}{6 \times 4} = 6 \text{ W}$$
(16)

The total device power dissipation during start up, using Equation 10 is:

P_{D(STARTUP)} = 6 + 90 m = 6.09 W

(17)


From thermal shutdown limit graph at $T_A = 85^{\circ}$ C, the thermal shutdown time for 6.09 W is more than 100 ms. So it is well within acceptable limits to use no external capacitor ($C_{dV/dT}$) with start-up load of 4 Ω .

If, due to large C_{OUT} , there is a need to decrease the power loss during start-up, it can be done with increase of C_{dVdT} capacitor.


10.2.1.3 Support Component Selection - C_{VIN}


 C_{VIN} is a bypass capacitor to help control transient voltages, unit emissions, and local supply noise. Where acceptable, a value in the range of 0.001 µF to 0.1 µF is recommended for C_{VIN} .

10.2.1.4 Application Curves



10.2.2 Inrush and Reverse Current Protection for Hold-Up Capacitor Application (e.g., SSD)





SLVSC11C – JUNE 2013 – REVISED DECEMBER 2014

www.ti.com

ISTRUMENTS

EXAS

10.2.2.1 Design Requirements

 Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range, V _{IN}	12 V
Undervoltage lockout set point, V _(UV)	10.8 V
Overvoltage protection set point , V _(OV)	Default: V _{OVC} = 15 V
Load at Start-Up , R _{L(SU)}	1000 Ω
Current limit, I _{OL} = I _{ILIM}	3 A
Load capacitance , C _{OUT}	4700 µF
Maximum ambient temperatures , T _A	85°C

10.2.2.2 Detailed Design Procedure

10.2.2.2.1 Programming the Current-Limit Threshold: R_{ILIM} Selection

The R_{ILIM} resistor at the ILIM pin sets the over load current limit, this can be set using Equation 4.

For $I_{OL} = I_{ILIM} = 3$ A, from equation 4, $R_{ILIM} = 76.8$ k Ω . Choose closest standard value resistor with 1% tolerance.

10.2.2.2.2 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of R_1 and R_2 as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated solving Equation 5.

For UVLO of $V_{(UV)}$ = 10.8 V, select R_2 = 150 k Ω , and R_1 = 1 M Ω .

The power failure threshold is detected on the falling edge of supply. This threshold voltage is 4% lower than the rising threshold, $V_{(UV)}$. This is calculated using Equation 6.

Where $V_{(UV)} = 10.73$ V, Power fail threshold set is : $V_{(PFAIL)} = 10.35$ V

10.2.2.2.3 Setting Output Voltage Ramp Time (T_{dVdT})

For a successful design, the junction temperature of device should be kept below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

For the design example under discussion, select ramp-up capacitor C_{dVdT} = 22 nF. Then, using Equation 2.

$$T_{dVdT} = 10^6 \text{ x} 12 \text{ x} (22 \text{ nF} + 70 \text{ pF}) = 265 \text{ ms}$$
 (18)

The inrush current drawn by the load capacitance (C_{OUT}) during ramp-up using Equation 7.

$$I_{(INRUSH)} = 4700 \ \mu F \ x \ \frac{12}{265 \ ms} = 213 \ mA$$
 (19)

The inrush Power dissipation is calculated, using Equation 8.

P_{D(INRUSH)} = 0.5 x 12 x 213 m = 1278 mW

Considering the start-up with load 1000 Ω , the additional power dissipation, when load is present during start up is calculated, using Equation 9.

$$P_{D(LOAD)} = \frac{12 \times 12}{6 \times 1000} = 24 \text{ mW}$$
(21)

The total device power dissipation during start up is:

P_{D(STARTUP)} = 1278 + 24 = 1302 mW

From thermal shutdown limit graph at $T_A = 85^{\circ}$ C, the thermal shutdown time for 1.3 W is more than 300 ms. So the device will start safely.

(20)

(22)


Not Recommended for New Designs



www.ti.com

TPS2592AA, TPS2592AL SLVSC11C – JUNE 2013– REVISED DECEMBER 2014

If CdVdT = 4.7 nF was used, the device would have tried to charge the 4700 uF output cap with inrush current of 986 mA in 57.24 ms, dissipating power of 5.94 W. This is outside the safe starting condition of the device, and would have led the device to enter thermal shutdown during start-up.



10.2.2.3 Application Curves

10.3 Maximum Device Power Dissipation Considerations

To prevent damage to the TPS2592x, it is necessary to keep internal power dissipation (P_D) below the levels specified in below Table. The power dissipation is defined as ($P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$).

		MIN	MAX	UNIT
Maximum Power Dissipation	$-40^{\circ}C \le T_A \le +85^{\circ}C$		40	10/
	$0^{\circ}C \le T_{A} \le +85^{\circ}C$		50	W

During normal operation P_D is low (typically < $\frac{1}{2}$ Watt) because the FET is fully on with low ($V_{IN} - V_{OUT}$). However, during short circuit and surge protection the FET may be only partially on and ($V_{IN} - V_{OUT}$) can be high.

Example 1: Short Circuit on Output \rightarrow V_IN = 12 V, I_LIMIT = 3 A. T_J = -40°C

- P_D = 12 V x 3 A = 36 W
- OK \rightarrow (P_D = 36 W) < (P_{D_MAX} = 40 W)

Example 2: Short Circuit on Output \rightarrow V_{IN} = 13.2 V, I_{LIMIT} = 3.7 A

- P_D = 13.2 V x 3.7 A = 49 W
- OK at $T_J = 0^{\circ}C \rightarrow (P_D = 49 \text{ W}) < (P_D \text{ MAX} at 0^{\circ}C = 50 \text{ W})$
- NOT OK at $T_J = -40^{\circ}C \rightarrow (P_D = 51 \text{ W}) > (P_{D_MAX} \text{ at } -40^{\circ}C = 40 \text{ W})$

Example 3: Surge Clamp V_{IN} = 12 V, I_{LIMIT} = 3 A. T_J = 0°C, V_{SURGE} =19 V, V_{CLAMP} = 15 V

- P_D = (19 15) x 3 A = 12 Watt
- OK at $0^{\circ}C \rightarrow (P_D = 12 \text{ W}) < (P_{D_MAX} \text{ at } 0^{\circ}C = 50 \text{ W})$

SLVSC11C – JUNE 2013 – REVISED DECEMBER 2014

11 Power Supply Recommendations

The device is designed for supply voltage range of $4.5 \text{ V} \le V_{\text{IN}} \le 18 \text{ V}$. If the input supply is located more than a few inches from the device an input ceramic bypass capacitor higher than 0.1 μ F is recommended. Power supply should be rated higher than the current limit set to avoid voltage droops during over current and short-circuit conditions.

11.1 Transient Protection

In case of short circuit and over load current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on value of inductance in series to the input or output of the device. Such transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include

- · Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Schottky diode across the output to absorb negative spikes
- A low value ceramic capacitor ($C_{(IN)} = 0.001 \ \mu\text{F}$ to 0.1 μF) to absorb the energy and dampen the transients. The approximate value of input capacitance can be estimated with Equation 23.

$$V_{SPIKE(Absolute)} = V_{(IN)} + I_{(LOAD)} \times \sqrt{\frac{L_{(IN)}}{C_{(IN)}}}$$

Where:

- V_(IN) is the nominal supply voltage
- I(LOAD) is the load current,
- L_(IN) equals the effective inductance seen looking into the source
- $C_{(IN)}$ is the capacitance present at the input

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in Figure 43.




Figure 43. Circuit Implementation with Optional Protection Components

11.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. Source bypassing, input leads, circuit layout and component selection, output shorting method, relative location of the short, and instrumentation all contribute to variation in results. The actual short itself exhibits a certain degree of randomness as it microscopically bounces and arcs. Care in configuration and methods must be used to obtain realistic results. Do not expect to see waveforms exactly like those in the data sheet; every setup differs.

(23)




12 Layout

12.1 Layout Guidelines

- For all applications, a 0.01-uF or greater ceramic decoupling capacitor is recommended between IN terminal and GND. For hot-plug applications, where input power path inductance is negligible, this capacitor can be eliminated/minimized.
- The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the GND terminal of the IC. See Figure 44 for a PCB layout example.
- High current carrying power path connections should be as short as possible and should be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC. The PCB ground should be a copper plane or island on the board.
- Locate all support components: R_{ILIM}, C_{dVdT} and resistors for EN/UVLO, close to their connection pin. Connect
 the other end of the component to the GND pin of the device with shortest trace length. The trace routing for
 the R_{ILIM} and C_{dVdT} components to the device should be as short as possible to reduce parasitic effects on
 the current limit and soft start timing. These traces should not have any coupling to switching signals on the
 board.
- Protection devices such as TVS, snubbers, capacitors, or diodes should be placed physically close to the device they are intended to protect, and routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended to address negative transients due to switching of inductive loads, and it should be physically close to the OUT pins.
- Obtaining acceptable performance with alternate layout schemes is possible; however this layout has been shown to produce good results and is intended as a guideline.

12.2 Layout Example



* Optional: Needed only to suppress the transients caused by inductive load switching

Figure 44. Layout Example

www.ti.com

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS2592AA	Click here	Click here	Click here	Click here	Click here
TPS2592AL	Click here	Click here	Click here	Click here	Click here

Table 4. Related Links

13.3 Trademarks

PowerPAD is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2013–2014, Texas Instruments Incorporated



30-Dec-2015

PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS2592AADRCR	NRND	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AA	
TPS2592AADRCT	NRND	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AA	
TPS2592ALDRCR	NRND	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AL	
TPS2592ALDRCT	NRND	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2592AL	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

30-Dec-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2592AADRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592AADRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592ALDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592ALDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2592ALDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2592AADRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2592AADRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS2592ALDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2592ALDRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS2592ALDRCT	VSON	DRC	10	250	210.0	185.0	35.0

MECHANICAL DATA



- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
- and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206987-2/P 04/16

DRC (S-PVSON-N10) PLASTIC SMALL OUTLINE NO-LEAD Example Stencil Design **Example Board Layout** (Note E) Note D -🗕 8x0,5 8x0,5 4x1 38 4x0,26 4X 2x0,22 0.5 3,8 2,1 1,65 2,15 3,75 2x0,22 0,25 4x1,05 4x0,68 10x0,8 -10x0,23 2,40 72% solder coverage on center pad Exposed Pad Geometry Non Solder Mask Defined Pad 5xø0,3 Solder Mask Opening 4x0,28 R0,14 0,08 (Note F) 0.5 0,5 1,0 Pad Geometry 0,85 0.28 (Note C) 0,07 -All around 4x 0.75 0,7 1.5

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated