



TPS51312 SLUSB57 – SEPTEMBER 2012

www.ti.com

3.1-V to 5.5-V Input, 3-A Output, Synchronous, Step-Down Regulator with Integrated FETs

Check for Samples: TPS51312

FEATURES

- D-CAP2[™] Mode Enables Fast Transient Response
- No External Compensation Required
- Input Voltage VIN Range: 3.1 V to 5.5 V
- Bias Voltage VCC Range: 3.1 V to 5.5 V
- Output Voltage Range: 0.6 V to 3.3 V
- 0.6-V, 1% Voltage Reference Accuracy
- Fixed Voltage Servo Soft-Start Function
- Auto-Skip, Eco-mode[™] for High Efficiency at Light Loads
- Switching Frequency: 900-kHz
- UVLO, UVP, OTP and OVP Power Good Output
- Cycle-By-Cycle Current Limit, Latch-off OCP
- Thermally Enhanced 3 mm x 3 mm, 10-pin SON (DRC)


APPLICATIONS

- Battery Powered Equipment
- Notebook Computers

DESCRIPTION

The TPS51312 is a high-efficiency, synchronous, step-down DC/DC converter. It supports 3-A (maximum) of dc output current at output voltages from 0.6 V to 3.3 V. The D-CAP2 mode adaptive ontime control allows a small footprint when designed using all ceramic output capacitors and offers a low external component count. The device also features auto-skip function at light load condition, pre-biased start-up and internally fixed soft-start time. When the device is disabled, the output capacitor is discharged through internal resistor.

The TPS51312 is available in a 3 mm x 3 mm, 10-pin DRC package (Green RoHS compliant and Pb free) and is specified between -40° C and 85° C.



UDG-12125

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP2, Eco-mode are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

SIMPLIFIED APPLICATION

TPS51312

SLUSB57 -SEPTEMBER 2012

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION "											
T _A	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY	ECO PLAN					
–40°C to 85°C	Plastic SON (DRC)	TPS51312DRCR	10	Tape and reel	3000	Green (RoHS and					
-40 C 10 85 C	FIASLIC SON (DRC)	TPS51312DRCT	10	Mini reel	250	no Pb/Br)					

ODDEDING INFORMATION(1)

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI (1)web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VAL	UE	
		MIN	MAX	UNIT
	VIN, VCC, EN	-0.3	6.0	
Input voltage range ⁽²⁾	SW		6.0	V
	SW (transient 20 ns)	-3.0	8.5	v
	FB	-0.3 6. -2.0 6. s) -3.0 8. -1 3. -0.3 6. 12	3.6	
Output voltage range ⁽²⁾	PGOOD	-0.3	6.0	V
Junction temperature, T _J			125	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	TPS51312	
		DRC (10-PIN)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	42.4	
θ _{JCtop}	Junction-to-case (top) thermal resistance	53.9	
θ_{JB}	Junction-to-board thermal resistance	18.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.1	C/W
Ψ_{JB}	Junction-to-board characterization parameter	18.3	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	6.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
Input voltago rongo	VIN, VCC, SW, EN	-0.1	5.5	V
Input voltage range	FB	-0.1	3.5	v
Output voltage range	PGOOD	-0.1	5.5	V
Operating free-air temperatu	ire, T _A	-40	85	°C

2

www.ti.com





ELECTRICAL CHARACTERISTICS

Over operating free-air temperature range, $V_{IN} = 5 V$, $V_{CC} = 5 V$, $V_{EN} = 3.3 V$ (unless otherwise noted).

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY VO	DLTAGE					
V _{IN}	Supply voltage		3.1		5.5	V
V _{CC}	Supply voltage		3.1		5.5	V
SUPPLY CU	IRRENT					
I _{IN}	Input voltage supply current	EN = High			100	μA
I _{SD}	Input voltage shutdown current	EN = Low			12	μA
I _{VCC(in)}	VCC supply current	EN = High		700		μA
I _{VCC(sd)}	VCC shutdown current	$EN = Low, T_A = 25^{\circ}C$			20	μA
VFB REFER						
V _{FBREF}	Reference voltage			0.6		V
V _{FBREFTOL}	Reference voltage tolerance	T _A = 25°C	-1%		1%	
I _{FB}	Feedback pin leakage current		-100		100	nA
SMPS FREG	QUENCY		·			
f _{SW}	Switching frequency			0.9		MHz
t _{OFF(min)}	Minimum off-time		110	190	270	ns
	Dead time ⁽¹⁾	SW node high, V _{IN} = 5 V		9		
t _{DEAD}	Dead time (1)	SW node low, $V_{IN} = 5 V$		10		ns
LOGIC THR	ESHOLD AND CURRENT		H		1	
V _{LL}	EN low-level voltage				0.8	V
V _{LH}	EN high-level voltage		1.5			V
I _{LLK}	EN input leakage current	$V_{IN} = V_{CC} = 3.3 V$	-3	1	3	μA
MOSFET			+			
R _{DS(on)_H}	c (1)	$V_{IN} = 5 V$		81		
R _{DS(on)_L}	— On-resistance ⁽¹⁾	$V_{IN} = 5 V$		41		mΩ
SOFT-STAR	RT		H		1	
t _{SS}	Soft-start time ⁽¹⁾	V _{FB} rising from 0 V to 0.6 V		300		μs
PGOOD CO	MPARATOR		+			
.,		PGOOD out to higher w/r/t V _{FB}		130%		
V _{PGTH}	PGOOD threshold	PGOOD out to lower w/r/t V _{FB}		50%		
t _{PGDLY}	PGOOD high delay time	Delay for PGOOD in, after EN = Hi		1.3		ms
I _{PGLK}	PGOOD leakage current		-1	0	1	μA
PROTECTIC	DNS					
I _{OCL}	Current limit threshold	Valley current limit, $V_{IN} = V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$	4.8			А
\ <i>\</i>		Wake-up	2.85	2.95	3.05	
V _{IN_UVLO}	VIN UVLO threshold voltage	Shutdown	2.6	2.7	2.8	V
\ <i>\</i>		Wake-up	2.85	2.95	3.05	
V _{CC_UVLO}	VCC UVLO threshold voltage	Shutdown	2.6	2.7	2.8	V
V _{OVP}	OVP threshold voltage	OVP detect		130%		
t _{OVP}	OVP delay time	Overdrive = 100 mV		1.9		μs
V _{UVP}	UVP threshold voltage	UVP detect		50%		,
	UVP delay time	Overdrive = 100 mV		2.4		μs

(1) Specified by design. Not production tested.

ISTRUMENTS

Texas

ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range, V_{IN} = 5 V, V_{CC} = 5 V, V_{EN} = 3.3 V (unless otherwise noted).

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
SW PULL-I	DOWN RESISTANCE				·		
R _{SWPD}	SW pull-down resistance		260		Ω		
THERMAL	SHUTDOWN						
-	Thermal shutdown threshold ⁽²⁾	Shutdown temperature	145			*	
ISDN	Thermal shutdown threshold	Hysteresis		20		°C	

(2) Specified by design. Not production tested.


DEVICE INFORMATION

TPS51312 PGOOD $V_{REF} - 50\%$ VBG Delay V_{REF} V_{REF} + 30% ţ ΕN UVP OVP ENOK 1.5 V/ 0.8 V FB Σ Control Logic VCC UVLO vcc PWM On/Off Time Vsw VCCOK Minimum On /Off 2.95 V/ 2.7 V SKIP Mode IGAIN OCL/OVP/UVP VIN UVLO Discharge VINOK 2.95 V/2.7 V VIN V_{BG} ₽ t_{ON} (XÇÓN) One-≶ Shot SW Discharge ł zc A

FUNCTIONAL BLOCK DIAGRAM

UDG-12124






PIN FUNCTIONS

PIN		//O	DESCRIPTION						
NAME	NO.	1/0	DESCRIPTION						
EN	5	I	Enable function for the switched-mode power supply (SMPS) (3.3-V logic compatible)						
FB	6	I	Voltage feedback. Also used for OVP, UVP and PGOOD determination.						
NC -	1		No connection Make no outpured connection to this pin						
NC -	7	_	No connection. Make no external connection to this pin.						
PGOOD	4	0	Power good indicator. Requires external pull-up resistor.						
SW -	2		Switching node output. Connect to external inductor. Also serve as current sensing negative input for over						
300	3		current protection purpose						
VCC	8	I	Power supply for analog circuit.						
VIN -	9		Main power conversion input and gate-drive voltage supply for output FETs.						
VIIN	10		iviant power conversion input and gate-drive voltage supply for output FETS.						
Thermal Pa	ad	I	Ground terminal.						


TEXAS INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS







M 400µs 25.0MS/s A Ch3 ≠ 2.3V

Figure 8. 5-V Input, 1.8-V Output Start-Up

BW

40.0ns/pt

4+

Ch1 5.0V Ch3 5.0V B_W B_W

Ch4 1.0V

7

APPLICATION INFORMATION

Functional Overview

TPS51312 is a D-CAP2 mode adaptive on time converter with internal integrator. Monolithically integrate high side and low side FET supports output current to a maximum of 3-ADC. The converter automatically runs in discontinuous conduction mode to optimize light load efficiency. A switching frequency of 900 kHz enables optimization of the power train for the cost, size and efficiency performance of the design.

PWM Operation

The PWM operation is comprised of three separate loops, A, B and C as shown in Figure 9.




Figure 9. ³/₄PWM Operation

Internal Current Loop (A)

Loop A is the internal current loop. The current information is sampled, divided and averaged at the SW node. The RC time constant and the gain of the current sense amplifier is chosen to cover the wide range of power stage design intended for this application.

Internal Voltage Loop (B)

Loop B is the internal voltage loop. The feedback voltage information is compared to the voltage reference at the input of the g_M amplifier, the internal integrator is designed to provide a zero at the double pole location to boost phase margin at the desired crossover frequency.



Fast Feedforward Loop (C)

TPS51312

SLUSB57 - SEPTEMBER 2012

Loop C is the additional loop that acts a direct fast feedforward loop to enhance the transient response.

In steady state operation as shown in Figure 10, the on time is initiated by the interaction of the three loops mentioned above. When the (V_{C} - V_{CS}) is rising above threshold defined by (V_{FB} - V_{REF}), the PWM comparator issues the on time pulse after the propagation delay. The demand of on time occurs when the artificial current has reached the valley point. The load regulation is maintained by the integrator provided by the g_M amplifier and integrator.

In transient operation as shown in Figure 11, the benefit of this topology is becoming evident. In an all MLCC output configuration, especially when the output capacitance is low, when the load step is applied, the output voltage is immediately discharged to try to keep the load demand. The immediate reflection of the load demand is instantly reflected in the FB voltage. The ($V_{FB} - V_{REF}$) is thus served as a termination voltage level for the ($V_{C} - V_{CS}$), thus modulating the initiation of the on time. The transient response can be improved further by amplifying the difference between V_{FB} and the V_{REF} reference.




Figure 10. Steady-State Operation

Figure 11. Transient Operation

PWM Frequency

The TPS51312 operates at a switching frequency of 900 kHz.

Light Load Power Saving Features

The TPS51312 offers an automatic pulse-skipping feature to provide excellent efficiency over the entire load range. The converter senses the current during low side FET on and prevents negative current flow by turning off the low side FET. This saves power by eliminating re-circulation of the inductor current. When the bottom FET is turned off, the converter enters discontinuous mode, and the switching frequency decreases, reducing switching loss.

Power Sequences

TPS51312 initiates the soft-start process when the EN, VIN and VCC pins are ready. The soft-start time 300 μ s when the reference voltage is between 0 V and 0.6 V (V_{REF}). The actual voltage ramp up time is the same as that of the V_{REF} start-up time, which is 300 μ s.

Power Good Signal

The TPS51312 has one open-drain power good (PGOOD) pin. During initial startup, there is a 1.3-ms power good high propagation delay after EN goes high. The PGOOD de-asserts when the EN is pulled low or an undervoltage condition on VCC or VIN or any other faults (such as V_{OUT}, UVP, OCP, OVP) that require latch off action is detected.

Protection Features

The TPS51312 offers many features to protect the converter power chain as well as the system electronics.



Input Undervoltage Protection on V_{CC} and V_{IN} (UVLO)

The TPS51312 continuously monitor the voltage on the V_{CC} and V_{IN} to ensure the voltage level is high enough to bias the converter properly and to provide sufficient gate drive potential to maintain high efficiency for the converter. The converter starts with V_{CC} and V_{IN} approximately 2.95 V and has a nominal of 250 mV of hysteresis, assuming EN is above the logic threshold level. If the UVLO level is reached for either V_{CC} or V_{IN}, the converter transitions the SW node into a tri-state and remains off until the device is reset by both V_{CC} and V_{IN} reaches 2.95 V (nominal). The PGOOD is deasserted when UVLO is detected and remains low until the device is reset.

Output Overvoltage Protection (OVP)

The TPS51312 has OVP protection circuit. An OVP event is detected when the FB voltage is approximately 130% x 0.6VREF. In this case, the converter de-asserts the PGOOD signal and performs the overvoltage protection function. The converter latches off both high-side and low-side FET and remains in this state after a delay of 1.9 μ s (typ) until the device is reset by EN, or V_{CC} or V_{IN}.

Output Undervoltage Protection (UVP)

Output undervoltage protection works in conjunction with the current protection described in the Overcurrent and Current Limit Protection section. If the FB voltage drops below 50% x 0.6 V_{REF}, after a delay of 2.4 μ s (typ), the converter latches off. Undervoltage protection can be reset by EN, V_{CC} or V_{IN}.

Overcurrent and Current Limit Protection

The TPS51312 provides an overcurrent protection function. The nominal OCP is 4.8-A DC. When the current limit is exceeded for consecutive 9 cycles, the converter latches off and remains latched off until it is reset by EN, V_{CC} or V_{IN} .

The TPS51312 also provides current limit protection function. If the sense current is above the OCL setting, the converter delays the next on pulse until the current level drops below the OCL limit. Current limiting occurs on a pulse-by-pulse basis. During a fast or very fast overcurrent event, the output voltage tends to droop until the UVP limit is reached. Then the converter de-asserts the PGOOD signal, and latches off after a typical delay time of 2.4 μ s. The converter remains in this state until the device is reset by EN, V_{CC} or V_{IN}.

Thermal Protection


The TPS51312 has an internal temperature sensor. When the die temperature reaches a nominal of 145°C, the device shuts down until the temperature cools by approximately 20°C. Then the converter restarts. The thermal shutdown is an non-latched behavior.



REFERENCE DESIGN

Application Schematic

Figure 12 shows the application schematic..



UDG-12145

Figure 12. Reference Design Schematic

FUNCTION	MANUFACTURER	PART NUMBER
Output Inductor	Vishay	IHLP-2020BZ-01
	Panasonic	ECJ2FB0J226M
Ceramic Output Capacitors	Murata	GRM21BR60J226ME39L

Design Procedure

Step One. Determine the specifications.

- V_{OUT} = 1.8 V
- $I_{CC(max)} = 3 A$
- di/dt = 2.5 A/µs

Step Two. Determine the system parameters.

The input voltage range and operating frequency are of primary interest. For example,

- V_{IN} = V_{CC} = 5 V
- f_{SW} = 900 kHz.



(1)

Step Three. Set the output voltage.

Use Equation 1 to determine the output voltage.

$$V_{OUT} = V_{REF} \times \left(\frac{R_{FB1} + R_{FB2}}{R_{FB2}}\right)$$

The output voltage is determined by VREF (0.6 V) and the resistor dividers (R_{FB1} and R_{FB2}). The output voltage is regulated to the FB pin. For the current reference design of 1.8 V, select 40 k Ω as the value for R_{FB1} and 20 k Ω as the value of R_{FB2} (see Figure 12). As a recommendation, choose a value of less 50 k Ω both resisters. Place a 47-pF, feedford capacitor in parallel with R_{FB1} to help reduce the output voltage ripple during the transition from DCM to CCM.

Step Four. Determine inductor value and choose inductor.

Smaller inductance yields better transient performance but the consequence is higher ripple and lower efficiency. Higher values have the opposite characteristics. It is common practice to limit the ripple current to 25% to 50% of the maximum current. In this case, use 40%:

$$I_{P-P} = 3A \times 0.4 = 1.2A$$
where
$$I_{SW} = 900 \text{ kHz}$$

$$V_{IN} = 5 \text{ V}$$

$$V_{OUT} = 1.8 \text{ V}$$

$$I = \frac{V \times dT}{I_{P-P}} = \left(\frac{(V_{IN} - V_{OUT})}{I_{P-P}}\right) \times \left(\frac{V_{OUT}}{(f_{SW} \times V_{IN})}\right) = 1\mu \text{H}$$
(3)

For this application, choose a 1- μ H, 18.9-m Ω inductor from Vishay part number IHLP-2020BZ-01.

Step Five. Determine the output capacitance.

To determine C_{OUT} based on transient and stability requirement, first calculate the minimum output capacitance for a given transient.

Equation 4 and Equation 5 calculate the minimum output capacitance for meeting the transient requirement.

$$C_{OUT(min_under)} = \frac{L \times \Delta I_{LOAD(max)}^{2} \times \left(\frac{V_{VOUT} \times t_{SW}}{V_{IN(min)}} + t_{MIN(off)}\right)}{2 \times \Delta V_{LOAD(insert)} \times \left(\left(\frac{V_{IN(min)} - V_{VOUT}}{V_{IN(min)}}\right) \times t_{SW} - t_{MIN(off)}\right) \times V_{VOUT}}$$

$$C_{OUT(min_over)} = \frac{L_{OUT} \times \left(\Delta I_{LOAD(max)}\right)^{2}}{2 \times \Delta V_{LOAD(release)} \times V_{VOUT}}$$
(5)

Table 2. Choosing Output Inductors and Output Capacitors

TEMPERATURE	OUTPUT VOLTAGE	INDUCTANCE		TPUT CITORS	FAST FEEDFORWARD		
	V _{OUT} (V)		NUMBER	VALUE (µF)	CAPACITOR C _{FF} (pF)		
	1.5	1	1				
–10°C ≤ T _A ≤ 85°C	1.8	1	1				
	3.3	2.2	2	22	47		
	1.5	1	2	22	47		
–40°C ≤ T _A ≤ 85°C	1.8	1	2				
	3.3	2.2	3				



Step Six. Establishing the internal compensation loop.

The TPS51312 is designed with an internal compensation loop. The internal integrator zero location is approximately 60 kHz. During the time that the power stage double pole frequency contributed by the L_{OUT} and C_{OUT} is less than or equal to that of the zero location, the converter is stable with sufficient margin.

Step Seven. Select decoupling and peripheral components.

For TPS51312 peripheral capacitors use the following minimum value of ceramic capacitance, X5R or better temperature coefficient is recommended. Tighter tolerances and higher voltage ratings are always appropriate.

 V_{CC} and V_{IN} decoupling $\ge 2 \times 10 \ \mu\text{F}$, 6.3 V

Pull up resistor on PGOOD = 100 k Ω

Layout Considerations

Good layout is essential for stable power supply operation. Follow these guidelines for an efficient PCB layout.

- Place V_{IN}, V_{CC} decoupling capacitors as close to the device as possible.
- Use wide traces for the VIN, SW and GND pins. These nodes carry high current and also serve as heat sinks.
- Place FB and voltage setting dividers as close to the device as possible.
- Place an R-C network from SW to GND to help to reduce the voltage spikes on the SW pin.



19-Dec-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
FX012	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	S51312	Samples
TPS51312DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	S51312	Samples
TPS51312DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	S51312	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



19-Dec-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51312DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51312DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

22-Apr-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51312DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS51312DRCT	VSON	DRC	10	250	210.0	185.0	35.0

MECHANICAL DATA



- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
- and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206987-2/P 04/16

DRC (S-PVSON-N10) PLASTIC SMALL OUTLINE NO-LEAD Example Stencil Design **Example Board Layout** (Note E) Note D -🗕 8x0,5 8x0,5 4x1 38 4x0,26 4X 2x0,22 0.5 3,8 2,1 1,65 2,15 3,75 2x0,22 0,25 4x1,05 4x0,68 10x0,8 -10x0,23 2,40 72% solder coverage on center pad Exposed Pad Geometry Non Solder Mask Defined Pad 5xø0,3 Solder Mask Opening 4x0,28 R0,14 0,08 (Note F) 0.5 0,5 1,0 Pad Geometry 0,85 0.28 (Note C) 0,07 -All around 4x 0.75 0,7 1.5

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated