- ±1% Reference Over Full Operating Temperature Range
- Synchronous Rectifier Driver for >90% Efficiency
- Fixed Output Voltage Options of 1.5 V, 1.8 V, 2.5 V, and 3.3 V
- User-Selectable Hysteretic-Type Control
- Low Supply Current ... 3 mA Typ
- 11.4-V to 13-V Input Voltage Range, V_{CC}
- Power Good Output
- Programmable Soft-Start
- Overvoltage/Overcurrent Protection
- Active Deadtime Control

(TOP VIEW) 10 28 2 27 AGND2 🗖 3 26 OCP IT 25 VHYST 🗖 4 24 VREFB 5 II NC 23 VSENSE 6 22 ANAGND 7 🗖 INHIBIT SLOWST 8 21 BIAS 🗖 9 20 LOSENSE LODRV 10 19 HISENSE 11 18 BOOTLO DRVGND 12 17 HIGHDR LOWDR 13 16 🗔 воот DRV 🗖 14 15 NC - No internal connection

PWP PACKAGE

SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

description

The TPS5615 family of synchronous-buck regulator controllers provides an accurate supply voltage to DSPs. The output voltage is internally set by a resistive divider with an accuracy of 1% over the full operating temperature range. A hysteretic controller with user-selectable hysteresis is used to dramatically reduce overshoot and undershoot caused by load transients. Propagation delay from the comparator inputs to the output drivers is less than 250 ns. Overcurrent shutdown and crossover protection for the output drivers combine to eliminate destructive faults in the output FETs. PWRGD monitors the output voltage and pulls the open-collector output low when the output drops below 93% of the nominal output voltage. An overvoltage circuit disables the output drivers if the output voltage rises 15% above the nominal value. The inhibit pin can be used to control power sequencing. Inhibit and undervoltage lockout assures that the 12-V supply voltage and system supply voltage (5 V or 3.3 V) are within proper operating limits before the controller starts. The output driver circuits include 2-A drivers with internal 8-V gate-voltage regulators that can easily provide sufficient power for today's high-powered DSPs. The high-side driver can be configured either as a ground-referenced driver or as a floating bootstrap driver. The TPS5615 family is available in a 28-pin TSSOP PowerPad[™] package. It operates over a junction temperature range of 0°C to 125°C.

AVAILABLE OF HONS								
Тј	OUTPUT VOLTAGE	TSSOP [†] (PWP)						
	1.5 V	TPS5615PWP						
000 to 10500	1.8 V	TPS5618PWP						
0°C to 125°C	2.5 V	TPS5625PWP						
	3.3 V	TPS5633PWP						

AVAILABLE OPTIONS

[†] The PWP package is available taped and reeled. Add R suffix to device type (e.g., TPS5615PWPR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

functional block diagram





SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

Terminal Functions

TERMIN	AL		
NAME	NO.	1/0	DESCRIPTION
AGND2	2		Analog ground (must be connected).
ANAGND	7		Analog ground
BIAS	9		Analog bias pin. A 1-μF capacitor should be connected from BIAS to ANAGND.
BOOT	16		Bootstrap. A 1-μF capacitor should be connected from BOOT to BOOTLO.
BOOTLO	18		Bootstrap low. Connect to the junction of the high-side and low-side FETs for floating drive configuration. Connect to PGND for ground-reference drive configuration.
DRV	14		Drive regulator for the FET drivers. A 1- μ F capacitor should be connected from DRV to DRVGND.
DRVGND	12		Drive ground. Ground for FET drivers. Connect to FET PWRGND.
HIGHDR	17		High drive. Output drive to high-side power switching FETs.
HISENSE	19		High current sense. For current sensing across high-side FETs, connect to the drain of the high-side FETs; for optional current sensing scheme, connect to power supply side of current-sense resistor placed in series with high-side FET drain.
INHIBIT	22		Disables the drive signals to the MOSFET drivers. Also serves as UVLO for system logic supply (3.3 V or 5 V). An external pullup resistor should be connected to system-logic supply.
IOUT	1		Current out. Output voltage on this terminal is proportional to the load current as measured across the $R_{ds(on)}$ of the high side FET. The voltage on this terminal equals $2 \times R_{DS(ON)} \times IOUT$. In applications where very accurate current-sensing is required, a sense resistor should be connected between the input supply and the drain of the high-side FETs.
IOUTLO	21		Current sense low output. This is the voltage on the LOSENSE terminal when the high-side FETs are on. A ceramic capacitor (between 0.033 μ F and 0.1 μ F) should be connected from IOUTLO to HISENSE to hold the sensed voltage.
LODRV	10		Low drive enable. Normally tied to 5 V. To configure the low-side FET as a crowbar, pull LODRV low.
LOHIB	11		Low side inhibit. Connect to the junction of the high- and low-side FETs to control the anti-cross- conduction and eliminate shoot-through current. Disabled when configured in crowbar mode.
LOSENSE	20		Low current sense. For current sensing across high-side FETs, connect to the source of the high-side FETs; for optional current sensing scheme, connect to high-side FET drain side of current-sense resistor placed in series with high-side FET drain.
LOWDR	13		Low drive. Output drive to synchronous rectifier FETs.
NC	23–27		No connect
OCP	3		Over current protection. Current limit trip point is set with a resistor divider between IOUT and ANAGND.
PWRGD	28		Power good. PWRGD signal goes high when output voltage is within 7% of voltage setpoint. Open-drain output.
SLOWST	8		Slow Start (soft start). A capacitor form SLOWST to ANAGND sets the slowstart time. Slowstart current = $I_{VREFB}/5$
VHYST	4		Hysteresis set input. The hysteresis is set with a resistor divider from VREFB to ANAGND. Hysteresis = $2 \times (VREFB - VHYST)$
V _{CC}	15		12-V supply. A 1- μ F capacitor should be connected from V _{CC} to DRVGND.
VREFB	5	1	Buffered reference voltage
VSENSE	6		Voltage sense Input. To be connected from converter output voltage bus to sense and control output voltage. It is recommended that a RC low-pass filter be connected at this pin to filter noise.



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

detailed description

Vref

The reference voltage section consists of a temperature-compensated bandgap reference and a resistive divider that sets the output voltage option. The output voltage, VREF, is within 1% of the nominal setting over the full junction temperature range of 0°C to 125°C, and a V_{CC} supply voltage range of 11.4 V to 12.6 V. The output of the reference network is indirectly brought out through a buffer to the VREFB pin. The voltage on this pin will be within 2% of VREF. It is not recommended to drive loads with VREFB, other than setting the hysteresis of the hysteretic comparator, because the current drawn from VREFB sets the charging current for the slowstart capacitor. Refer to the *slowstart* section for additional information.

hysteretic comparator

The hysteretic comparator regulates the output voltage of the synchronous-buck converter. The hysteresis is set by 2 external resistors and is centered on VREF. The 2 external resistors form a resistor divider from VREFB to ANAGND, with the output voltage connecting to the VHYST pin. The hysteresis of the propagation delay from the comparator inputs to the driver outputs is 250 ns (maximum). The maximum hysteresis setting is 60 mV.




Figure 1. Setting the Hysteresis Voltage

low-side driver

The low-side driver is designed to drive low- $R_{ds(on)}$ n-channel MOSFETs. The current rating of the driver is 2 A, source or sink. The bias to the low-side driver is internally connected to the DRV regulator.

high-side driver

The high-side driver is designed to drive low- $R_{ds(on)}$ n-channel MOSFETs. The current rating of the driver is 2 A, source or sink. The high-side driver can be configured either as a ground-referenced driver or as a floating bootstrap driver. When configured as a floating driver, the bias voltage to the driver is developed from the DRV regulator. The internal bootstrap diode, connected between the DRV and BOOT pins, is a Schottky for improved drive efficiency. The maximum voltage that can be applied between BOOT and DRVGND is 30 V. The driver can be referenced to ground by connecting BOOTLO to DRVGND, and connecting BOOT to either DRV or V_{CC}.

deadtime control

Deadtime control prevents shoot-through current from flowing through the main power FETs during switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate-drive voltage to the low-side FET is below 2 V; the low-side driver is not allowed to turn on until the voltage at the junction of the 2 FETs (Vphase) is below 2 V.



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

detailed description (continued)

current sensing

Current sensing is achieved by sampling and holding the voltage across the high-side power FET while the high-side FET is on. The sampling network consists of an internal 60- Ω switch and an external ceramic hold capacitor. Recommended value of the hold capacitor is between 0.033 μ F and 0.1 μ F. The actual value should give a time constant (60 $\Omega \times C_H$) greater than the FET on time. Internal logic controls the turn-on and turn-off of the sample/hold switch such that the switch does not turn on until the Vphase voltage transitions high, and the switch turns off when the input to the high-side driver goes low. Thus sampling will occur only when the high side FET is conducting current. The voltage on the IOUT pin equals 2 times the sensed high-side voltage. In applications where a higher accuracy in current-sensing is required, a sense resistor can be placed in series with the high-side FET and the voltage across the sense resistor can be sampled by the current sensing circuit. See Figures 2 and 3.

overcurrent protection

The overcurrent protection (OCP) circuit monitors the current through the high-side FET. The overcurrent threshold is adjustable with an external resistor divider between IOUT and ANAGND, with the divider voltage connected to OCP. If the voltage on OCP (V_S) exceeds 100 mV, then a fault latch is set and the output drivers are turned off. The latch will remain set until V_{CC} goes below the undervoltage lockout value. A 3-µs deglitch timer is included for noise immunity. The OCP circuit is also designed to protect the high-side power FET against a short-to-ground fault on the terminal common to both power FETs (Vphase).






Figure 3. Precision OCP Using External Resistor

inhibit

INHIBIT is a TTL-compatible digital input used to enable the controller. When INHIBIT is low, the output drivers are low and the slowstart capacitor is discharged. When INHIBIT goes high, the short across the slowstart capacitor is released and normal converter operation begins. When the system-logic supply is connected to INHIBIT, it also controls power sequencing by locking out controller operation until the system-logic supply exceeds the input threshold voltage of the inhibit circuit. Thus the 12-V supply and the system-logic supply (either 5 V or 3.3 V) must be above UVLO thresholds before the controller is allowed to start up. The INHIBIT comparator start threshold is 2.1 V and the hysteresis is 100 mV.



SLVS177B – SEPTEMBER 1998 – REVISED JULY 2000

detailed description (continued)




Figure 4. Input Undervoltage Lockout Circuit Using INHIBIT

V_{CC} undervoltage lockout (UVLO)

The undervoltage lockout circuit disables the controller while the V_{CC} supply is below the 10-V start threshold during power up. While the controller is disabled, the output drivers will be low and the slowstart capacitor will be shorted. When V_{CC} exceeds the start threshold, the short across the slowstart capacitor is released and normal converter operation begins. There is a 2-V hysteresis in the undervoltage lockout circuit for noise immunity.

slowstart

The slowstart circuit controls the rate at which V_O powers up. A capacitor is connected between SLOWSST and ANAGND and is charged by an internal current source. The slowstart charging current is determined by the following equation:

$$I_{\text{SLOWSTART}} = \frac{I(\text{VREFB})}{5}$$

where I(VREFB) is the current flowing out of VREFB. It is recommended that no additional loads be connected to VREFB, other than the resistor divider for setting the hysteresis voltage. The maximum current that can be sourced by the VREFB circuit is $500 \ \mu$ A. The slowstart time is set by:

 t SLOWSTART = 5 × C SLOWST × R VREFB

where R_{VREFB} is the total external resistance from VREFB to ANAGND.

power good

The power good circuit monitors for an undervoltage condition on V_O . If V_O is 7% below V_{REF} , then PWRGD is pulled low. PWRGD is an open-drain output.

overvoltage protection

The overvoltage protection (OVP) circuit monitors V_O for an overvoltage condition. If V_O is 15% above V_{REF} , then a fault latch is set and both output drivers are turned off. The latch will remain set until V_{CC} goes below the undervoltage lockout value. A 3- μ s deglitch timer is included for noise immunity. Refer to the LODRV section for information on how to protect the load against overvoltages due to a shorted fault across the high-side power FET.



detailed description (continued)

drive regulator

The drive regulator provides drive voltage to the output drivers. The minimum drive voltage is 7 V. The minimum short circuit current is 100 mA. Connect a $1-\mu$ F ceramic capacitor from DRV to DRVGND.

LODRV

The LODRV circuit is designed to protect the load against overvoltages that occur if the high-side FETs become shorted. External components to sense an overvoltage condition are required to use this feature. When an overvoltage fault occurs, LODRV is pulled low and the low-side FET will be turned on, overriding all control signals inside the TPS56xx controller. The crowbar action will short the system-logic supply to ground through the faulted high-side FETs and the low-side FETs. A fuse, in series with V_{IN}, should be added to disconnect the short circuit.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.3 to 14 V
Input voltage range: BOOT to DRVGND (high-side driver ON)	–0.3 to 30 V
BOOT to HIGHDRV	–0.3 to 15 V
BOOT to BOOTLO	–0.3 to 15 V
INHIBIT, LODRV	–0.3 to 7.3 V
PWRGD, OCP	–0.3 to 7 V
LOHIB, LOSENSE, IOUTLO, HISENSE	–0.3 to 14 V
VSENSE	–0.3 to 5 V
Voltage difference between ANAGND and DRVGND	±0.5 V
Output current, VREFB	0.5 mA
Short circuit duration, DRV	Continuous
Continuous total power dissipation	See Dissipation Rating Table
Operating junction temperature range, T _J	0°C to 125°C
Storage temperature range, T _{stg}	
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Unless otherwise specified, all voltages are with respect to ANAGND.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
PWP	1150 mW	11.5 mW/°C	630 mW	460 mW



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage,	V _{CC}	11.4	13	V
	BOOT to DRVGND	0	28	
Supply voltage, V _{CC} 11.4	BOOT to BOOTLO	0	13	
	6	V		
	LOHIB, LOSENSE, IOUTLO, HISENSE	0	13	
	VSENSE	0	4.5	
Voltage difference	ce between ANAGND and DRVGND	0	±0.2	V
Output current, \	/REFB [†]	0	0.4	mA

 † Not recommended to load VREFB other than to set hysteresis since I_{VREFB} sets slowstart time.

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 12$ V, $I_{DRV} = 0$ A (unless otherwise noted)

reference

	PARAM	ETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VREF Reference voltage	TPS5615	V _{CC} = 11.4 V to 12.6 V	1.485		1.515	v	
	TPS5618		1.782		1.818		
	TPS5625		2.475		2.525		
		TPS5633		3.267		3.333	
VREFB	Output voltage)	I _{REFB} = 50 μA	VREF-2%	VREF	VREF+2%	V
VREFB	Output regulat	ion	$10 \ \mu A \leq I_O \leq 500 \ \mu A$	2			mV

power good

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Undervoltage trip threshold		90	93	95	%VREF
Low-level output voltage, PWRGD	I _O = 5 mA		0.5	0.75	V
High-level input current, PWRGD	V _{PWRGD} = 6 V		1		μA
Hysteresis			10		mV

overvoltage protection

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Overvoltage trip threshold		112	115	120	%VREF
Hysteresis	See Note 2		10		mV

NOTE 2: Ensured by design, not tested.

slowstart

PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
Charge current	$V_{SLOWST} = 0.5 V$, $I_{VREFB} = 65 \mu A$	10.4	13	15.6	μA
Discharge current	V _{SOFTST} = 1 V		3		mA
Comparator input offset voltage				10	mV
Comparator input bias current	See Note 2		10	100	nA
Hysteresis		-7.5		7.5	mV

NOTE 2: Ensured by design, not tested.



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 12 \text{ V}$, $I_{DRV} = 0 \text{ A}$ (unless otherwise noted) (continued)

inhibit

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Startup threshold		1.9	2.1	2.35	V
Hysteresis		0.08	0.1	0.12	V
Stop threshold		1.85			V

input undervoltage lockout

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Startup threshold		9.25	10	10.75	V
Hysteresis		1.9	2	2.2	V
Stop threshold		7.5			V

hysteretic comparator

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage		-2.5		2.5	mV
Input bias current	See Note 2			500	nA
Hysteresis accuracy	$V_{REFB} - V_{HYST} = 15 \text{ mV}$, (hysteresis window = 30 mV)	-3.5		3.5	mV
Maximum hysteresis setting	V _{REFB} – V _{HYST} = 30 mV		60		mV

NOTE 2: Ensured by design, not tested.

overcurrent protection

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OCP trip threshold		90	100	110	mV
Input bias current				100	nA



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 12 \text{ V}$, $I_{DRV} = 0 \text{ A}$ (unless otherwise noted) (continued)

high-side VDS sensing

PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Gain				2		V/V
Initial accuracy	V _{HISENSE} = 12 V, Differential input to Vds s	V _{LOSENSE} = 11.9 V ensing amp = 100 mV	194		206	mV
IOUTLO sink current	$5 \text{ V} \leq \text{V}_{\text{IOUTLO}} \leq 13 \text{ V}$	$5 \text{ V} \leq \text{V}_{\text{IOUTLO}} \leq 13 \text{ V}$			250	nA
IOUT source current	V _{IOUT} = 0.5 V, V _{IOUTLO} = 11.5 V	1001				μA
IOUT sink current	V _{IOUT} = 0.05 V, V _{IOUTLO} = 12 V	50			μA	
	V _{HISENSE} = 11 V		0		2	
Output voltage swing	V _{HISENSE} = 4.5 V	$R_{IOUT} = 10 \text{ k}\Omega$	0		1.5	V
	V _{HISENSE} = 3 V		0		0.75	
LOSENSE high-level input voltage	V _{HISENSE} = 4.5 V,	See Note 2	2.85			V
LOSENSE low-level input voltage	V _{HISENSE} = 4.5 V,	See Note 2			2.4	V
	LOSENSE connected to	11.4 V \leq V _{HISENSE} \leq 12.6 V, LOSENSE connected to HISENSE, V _{HISENSE} - V _{IOUTLO} = 0.15 V		60	80	
Sample/hold resistance	$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{HISENSE} \leq 5.5 \text{ V} \\ \text{LOSENSE connected to} \\ \text{V}_{HISENSE} - \text{V}_{IOUTLO} = 0. \end{array}$	62	85	123	Ω	
	3 V \leq V _{HISENSE} \leq 3.6 V, LOSENSE connected to HISENSE, V _{HISENSE} - V _{IOUTLO} = 0.15 V			95	144	
CMRR	V _{HISENSE} = 12.6 V to 3 V V _{HISENSE} – V _{OUTLO} = 10		69	75		dB

NOTE 2: Ensured by design, not tested.

deadtime

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
LOHIB		See Note 2	2.4			v
LODR	High-level input voltage	See Note 2				
LOHIB		See Note 2			1.4	V
LODR	Low-level input voltage	See Note 2			1.7	v

NOTE 2: Ensured by design, not tested.

LODRV

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	High-level input voltage		1.85			V
LODRV	Low-level input voltage				0.95	V

drive regulator

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output voltage	11.4 V \leq VCC \leq 12.6 V, $~~$ I_{DRV} = 50 mA	7		9	V
Output regulation	$1~mA \leq I_{DRV} \leq 500~mA$		100		mV
Short-circuit current		100			mA



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 12$ V, $I_{DRV} = 0$ A (unless otherwise noted) (continued)

bias regulator

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Output voltage	11.4 V \leq VCC \leq 12.6 V, See Note 3	6			V

NOTE 3: The bias regulator is designed to provide a quiet bias supply for the TPS56xx controller. External loads should not be driven by the bias regulator.

output drivers

PARAMETER (see	Note 4)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	High-side sink	Duty cycle < 2%, t_{pw} < 100 µs, T_J = 125°C,	2			
Peak output current	High-side source	$\label{eq:VBOOT} \begin{array}{l} V_{BOOT} - V_{BOOTLO} = 6.5 \text{ V}, \\ V_{HIGHDR} = 1.5 \text{ V} (SRC) \text{ or } 5 \text{ V} (sink), \text{ See Note } 2 \end{array}$				
	Low-side sink	Duty cycle < 2%, t_{pw} < 100 µs, T_J = 125°C,	2			A
	Low-side source	V _{DRV} = 6.5 V, V _{LOWDR} = 1.5 V (SRC) or 5 V (sink), See Note 2				
	High-side sink	T _J = 125°C, V _{BOOT} – V _{BOOTLO} = 6.5 V,			3	
Output resistance	High-side source	V_{HIGHDR} = 1.5 V (SRC) or 5 V (sink)			45	Ω
Ouput resistance	Low-side sink	T _J = 125°C, V _{DRV} = 6.5 V,	3.5 V,		5.7	52
	Low-side source	$V_{LOWDR} = 1.5 V (SRC) \text{ or } 5 V (sink)$			45	

NOTES: 2. Ensured by design, not tested.

4. The pull up/down circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the R_{DS(ON)} of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

supply current

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC} supply voltage range		11.4	12	13	V
		artup,	3	10	
V _{CC} quiescent current	$ \begin{array}{ll} V_{\text{INHIBIT}} = 5 \ \text{V}, & V_{\text{CC}} > 10.75 \ \text{V} \ \text{at sta} \\ V_{\text{BOOTLO}} = 0 \ \text{V}, & C_{\text{HIGHDR}} = 50 \ \text{pF}, \\ C_{\text{LOWDR}} = 50 \ \text{pF}, & f_{\text{swx}} = 200 \ \text{kHz} \end{array} $	artup,	5		mA
	$V_{\text{INHIBIT}} = 0 \text{ V or } V_{\text{CC}} < 9.25 \text{ V at startup,}$ $V_{\text{BOOT}} = 13 \text{ V}, V_{\text{BOOTLO}} = 0 \text{ V}$			80	μA
High-side drive regulator quiescent current	$ \begin{array}{ll} V_{\text{INHIBIT}} = 5 \ \text{V}, & V_{\text{CC}} > 10.75 \ \text{V} \ \text{at st.} \\ V_{\text{BOOT}} = 13 \ \text{V}, & V_{\text{BOOTLO}} = 0 \ \text{V}, \\ C_{\text{HIGHDR}} = 50 \ \text{pF}, & f_{\text{swx}} = 200 \ \text{kHz} \end{array} $	artup,	2		mA

NOTE 2: Ensured by design, not tested.



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000


switching characteristics over recommended operating virtual junction temperature range, $V_{CC} = 12 \text{ V}$, $I_{DRV} = 0 \text{ V}$ (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
	VSENSE to HIGHDR or LOWDR (excluding deadtime)	Overdrive = 10 mV (see Note 2)		150	250	ns	
	OCP comparator	See Note 2		1			
Propagation delay	OVP comparator	See Note 2		1		μs	
	PWRGD comparator	See Note 2		1			
	SLOWST comparator		560	900	ns		
	HIGHDR output				60		
Rise time	LOWDR output	$C_L = 9 \text{ nF},$ $V_{DRV} = 6.5 \text{ V},$ $T_J = 125^{\circ}\text{C}$			60	ns	
E all Maria	HIGHDR output				60		
Fall time	LOWDR output	$C_L = 9 \text{ nF},$ $V_{DRV} = 6.5 \text{ V},$ $T_J = 125^{\circ}\text{C}$			60	ns	
Deglitch time (includes	OCP	See Note 2	2		5		
comparator propagation delay)	OVP	See Note 2	2		5	μs	
		V _{HISENSE} = 12 V, V _{IOUTLO} pulsed from 12 V to 11.9 V, 100 ns rise/fall times, See Note 2			2		
Response time	High-side VDS sensing	V _{HISENSE} = 4.5 V, V _{IOUTLO} pulsed from 4.5 V to 4.4 V, 100 ns rise/fall times, See Note 2			3	μs	
		V _{HISENSE} = 3 V, V _{IOUTLO} pulsed from 3 V to 2.9 V, 100 ns rise/fall times, See Note 2			3		
Short-circuit protection rising- edge delay	SCP	LOSENSE = 0 V, (see Note 2)	300		500	ns	
Turn-on/turn-off delay	V _{DS} sensing sample/hold switch	$\begin{array}{l} 3 \ V \leq V_{HISENSE} \leq 11 \ V, \\ V_{LOSENSE} = V_{HISENSE} \\ (see \ Note \ 2) \end{array}$	30		100	ns	
Crossover delay time	LOWDR to HIGHDRV, and LOHIB to LOWDR	See Note 2	30		100	ns	
Prefilter pole frequency	Hysteretic comparator	See Note 2		5		MHz	
Propagation delay	LODRV	See Note 2			400	ns	

NOTE 2: Ensured by design, not tested.




SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000






SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000






SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000






SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000





SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000





SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000


APPLICATION INFORMATION

Synchronous rectifier buck regulator circuits are used where high efficiency and low dropout voltages are required. The TPS56xx controller is useful in applications with very high transient loads and wide dc load ranges, such as multiple-DSP applications.

The circuit below will meet a wide variety of applications with maximum continuous-rated output currents of up to 8 A. Design tradeoffs, such as cost, size, or efficiency may need to be addressed for specific applications. Care should be taken in the proper layout (see last section of this data sheet for specific layout guidelines), especially in the higher-current configurations, to ensure that noise and ripple are kept to a minimum. Basic layout considerations are discussed in the *1996 Power Supply Circuits Databook* (Literature no. SLVD002). Design guidelines and equations are discussed in *Synchronous Buck Converter Design Using TPS56xx Controllers in SLVP10x EVMs User's Guide* (Literature no. SLVU007).



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000



NOTE A: Theses two traces should be physically close to each other for good noise immunity.

Figure 24. Typical Design Schematic



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

TEST	CC	CONDITIONS					
Output voltage	$V_{IN} = 5.25 V,$	I _O = 8 A	2.50	V			
Load regulation	V _{IN} = 5.25 V,	I _O = 0.8 to 8 A	0.4	%			
Line regulation	Ι _Ο =6 Α,	V_{CC} = 4.5 V to 6 V	0.2	%			
Ripple	V _{IN} = 5.25 V,	I _O = 8 A	50	mVpp			
Efficiency	V _{IN} = 5.25 V,	I _O = 8 A	89	%			

Table 1. Test Results for 2.5-V, 8-A Converter

Table 2. 2.5-V, 8-A Converter Bill of Materials

REF DES	QTY	PART NUMBER	DESCRIPTION	MFG
C1	1	10SS22M	Capacitor, Os-Con, 22 μF, 10 V, 20%	Sanyo
C2	4	GRM39X7R104K016A	Capacitor, Ceramic, 0.1 µF, 16 V, 10%, X7R	muRata
C3		GRM39X7R104K016A	Capacitor, Ceramic, 0.1 µF, 16 V, 10%, X7R	muRata
C4	4	GRM42-6Y5V105Z016A	Capacitor, Ceramic, 1 µF, 16 V, +80%-20%	muRata
C5	1	GRM42-6Y5V225Z016A	Capacitor, Os-Con, 2.2 µF, 16 V, Y5U	muRata
C6	1	6SP680M	Capacitor, Os-Con, 680 μF, 6.3 V, 20%	Sanyo
C7		GRM42-6Y5V105Z016A	Capacitor, Ceramic, 1 μF, 16 V, +80%–20%	muRata
C8	2	GRM39X7R103K025A	Capacitor, Ceramic, 0.01 μF, 25 V, 10%, X7R	muRata
C9	1	4SP820M	Capacitor, Os-Con, 820 μF, 4 V, 20%	Sanyo
C10	1	GRM235Y5V106Z016A	Capacitor, Ceramic, 10 μF, 16 V, Y5V	muRata
C11		GRM42-6Y5V105Z016A	Capacitor, Ceramic, 1 μF, 16 V, +80%–20%	muRata
C12		GRM39X7R104K016A	Capacitor, Ceramic, 0.1 μF, 16 V, 10%, X7R	muRata
C14		GRM39X7R103K025A	Capacitor, Ceramic, 0.01 μF, 25 V, 10%, X7R	muRata
C15	1	GRM39X7R102K050A	Capacitor, Ceramic, 1000 pF, 50 V, 10%, X7R	muRata
C16		GRM39X7R104K016A	Capacitor, Ceramic, 0.1 μF, 16 V, 10%, X7R	muRata
C17		GRM42-6Y5V105Z016A	Capacitor, Ceramic, 1 μF, 16 V, +80%–20%	muRata
C18		GRM39X7R104K016A	Capacitor, Ceramic, 0.1 μF, 16 V, 10%, X7R	muRata
J1	1	S1122-18-ND	Header, RA, 18-pin, 0.23 Posts \times 0.20 Tails	Sullins
L1	1		Inductor, Filter, 2.2 μH, 8.5 A (10T #22 on T30-18 Core)	
L2	1		Inductor, Filter, 2.6 μH, 8.5 A (12T #20 on T44-8 Core)	
Q1	2	Si4410DY	FET, N-ch, 30-V, 10-A, 13-mΩ	Siliconix
Q2		Si4410DY	FET, N-ch, 30-V, 10-A, 13-mΩ	Siliconix
R1	3	Std	Resistor, Chip, 1.0 kΩ, 1/16W, 5%	
R2	1	Std	Resistor, Chip, 10 kΩ, 1/16W, 5%	
R3	2	Std	Resistor, Chip, 10 Ω, 1/10W, 5%	
R4		Std	Resistor, Chip, 10 Ω, 1/10W, 5%	
R5	1	Std	Resistor, Chip, 2.7 Ω, 1/4W, 5%	
R6		Std	Resistor, Chip, 1.3 kΩ, 1/16W, 5%	
R7	1	Std	Resistor, Chip, 11.0 kΩ, 1/16W, 1%	
R8	2	Std	Resistor, Chip, 100 Ω, 1/16W, 1%	
R9		Std	Resistor, Chip, 100 Ω, 1/16W, 1%	
R11		Std	Resistor, Chip, 750 Ω, 1/16W, 5%	
R12	1	Std	Resistor, Chip, 20.0 kΩ, 1/16W, 1%	
R15	2	Std	Resistor, Chip, 4.7 Ω, 1/16W, 5%	
R16		Std	Resistor, Chip, 4.7 Ω, 1/16W, 5%	
R17	1	Std	Resistor, Chip, 1 MΩ, 1/16W, 5%	
U1	1	TPS5625PWP	IC, PWM Ripple Controller, Flxed 2.5 V	TI



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000





Figure 26. Output Voltage Ripple at 8 A



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000



APPLICATION INFORMATION

Figure 27. Rising Load Transient Response




Figure 28. Falling Load Transient Response



SLVS177B - SEPTEMBER 1998 - REVISED JULY 2000

APPLICATION INFORMATION

layout guidelines

Good power supply results will only occur when care is given to proper design and layout. Layout will affect noise pickup and generation and can cause a good design to perform with less than expected results. With a range of currents from milliamps to tens or even hundreds of amps, good power supply layout is much more difficult than most general PCB design. The general design should proceed from the switching node to the output, then back to the driver section and, finally, place the low-level components. Below are several specific points to consider before layout of a TPS56xx design begins.

- 1. All sensitive analog components should be referenced to ANAGND. These include components connected to SLOWST, IOUT, OCP, VSENSE, VREFB, VHYST, BIAS, and LOHIB.
- Analog ground and drive ground should be isolated as much as possible. Ideally, analog ground will connect to the ground side of the bulk storage capacitors, on V_O, and drive ground will connect to the main ground plane close to the source of the low-side FET.
- 3. Connections from the drivers to the gate of the power FETs should be as short and wide as possible to reduce stray inductance. This becomes more critical if external gate resistors are not being used.
- 4. The bypass capacitor for the DRV regulator should be placed close to the TPS56xx and be connected to DRVGND.
- 5. The bypass capacitor for V_{CC} should be placed close to the TPS56xx and be connected to DRVGND.
- 6. When configuring the high-side driver as a floating driver, the connection from BOOTLO to the power FETs should be as short and as wide as possible. The other pins that also connect to the power FETs, LOHIB and LOSENSE, should have a separate connection to the FETs, since BOOTLO will have large peak currents flowing through it.
- 7. When configuring the high-side driver as a floating driver, the bootstrap capacitor (connected from BOOT to BOOTLO) should be placed close to the TPS56xx.
- 8. When configuring the high-side driver as a ground referenced driver, BOOTLO should be connected to DRVGND.
- The bulk storage capacitors across V_I should be placed close to the power FETs. High-frequency bypass capacitors should be placed in parallel with the bulk capacitors and connected close to the drain of the high-side FET and close to the source of the low-side FET.
- 10. High-frequency bypass capacitors should be placed across the bulk storage capacitors on V_O.
- 11. HISENSE and LOSENSE should be connected very close to the drain and source, respectively, of the high-side FET. HISENSE and LOSENSE should be routed very close to each other to minimize differential-mode noise coupling to these traces.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS5618PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		TPS5618	Samples
TPS5633PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		TPS5633	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS5618PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5
TPS5633PWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5

PWP 28


GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






4224765/B

PWP (R-PDSO-G28)

PowerPAD[™] PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated