











SLVSBJ1B - SEPTEMBER 2012 - REVISED JANUARY 2017

TPS65051-Q1

# TPS65051-Q1 6-Channel Power Management IC With 2 Step-Down Converters and 4 Low-Input-Voltage LDOs

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- Up To 95% Efficiency
- Output Current for DC-DC Converter: DCDC1 = 1 A; DCDC2 = 0.6 A
- Externally Adjustable Output Voltage for DC-DC Converter
- V<sub>I</sub> Range for DC-DC Converters From 2.5 V to 6 V
- 2.25-MHz Fixed-Frequency Operation
- Power-Save Mode at Light Load Current
- 180° Out-of-Phase Operation
- Output-Voltage Accuracy in PWM Mode ±1%
- Low-Ripple PFM Mode
- Total Typical 32-µA Quiescent Current for Both **DC-DC Converters**
- 100% Duty Cycle for Lowest Dropout
- Two General-Purpose 400-mA, High-PSRR LDOs
- Two General-Purpose 200-mA, High-PSRR LDOs
- V<sub>I</sub> Range for LDOs from 1.5 V to 6.5 V
- Digital Voltage Selection for the LDOs
- Available in a 4-mm x 4-mm 32-Pin VQFN Package

## 2 Applications

Automotive Infotainment Automotive Cluster Automotive Digital Radio

#### 3 Description

The TPS65051-Q1 device is an integrated powermanagement IC for applications powered by one Li-Ion or Li-Polymer cell, which requires multiple power rails. The TPS65051-Q1 device provides two efficient, 2.25-MHz step-down converters targeted at providing the core voltage and I/O voltage in a processor-based system. Both step-down converters enter a low-power mode at light load for maximum efficiency across the widest possible range of load currents.

For low-noise applications, the user can force the devices into fixed-frequency PWM mode by pulling the MODE pin high. Operating in the shutdown mode reduces the current consumption to less than 1 µA. The devices allow the use of small inductors and capacitors to achieve a small solution size. The TPS65051-Q1 device provides an output current of up to 1 A (DCDC1) and 0.6 A (DCDC2). The TPS65051-Q1 device also integrates two 400-mA LDO and two 200-mA LDO voltage regulators, which one can turn on or off using separate enable pins on each LDO. Each LDO operates with an input voltage range between 1.5 V and 6.5 V, allowing the supply to be from one of the step-down converters or directly from the main battery.


The LDO voltage of the TPS65051-Q1 device is adjustable using external resistor dividers.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65051-Q1	VQFN (32)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### **Block Diagram**





## **Table of Contents**

1	Features 1		7.3 Feature Description	11
2	Applications 1		7.4 Device Functional Modes	14
3	Description 1	8	Application and Implementation	. 15
4	Revision History2		8.1 Application Information	15
5	Pin Configuration and Functions		8.2 Typical Application	15
6	Specifications4	9	Power Supply Recommendations	. 23
•	6.1 Absolute Maximum Ratings	10	Layout	. 23
	6.2 ESD Ratings		10.1 Layout Guidelines	23
	6.3 Recommended Operating Conditions		10.2 Layout Example	24
	6.4 Thermal Information	11	Device and Documentation Support	. 25
	6.5 Electrical Characteristics 6		11.1 Receiving Notification of Documentation Updates	s 25
	6.6 Switching Characteristics		11.2 Community Resource	25
	6.7 Typical Characteristics		11.3 Trademarks	25
7	Detailed Description 10		11.4 Electrostatic Discharge Caution	25
•	7.1 Overview		11.5 Glossary	25
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	. 25

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


## Changes from Revision A (November 2012) to Revision B

Page

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted all references to TPS65050-Q1, TPS65052-Q1, TPS65054-Q1, and TPS65056-Q1 part numbers	1
•	Deleted the Ordering Information table	3
•	Changed the resistor labels of R3, R4, and R5 to R13, R14, and R15 in the RESET section	20
•	Added the Receiving Notification of Documentation Updates section	25
•	Changed the electrostatic discharge statement	25



# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		1/0	DECODINATION			
NAME	NO.	l/O	DESCRIPTION			
AGND	2	I	Analog GND, connect to PGND and thermal pad			
BP	1	1	Input for bypass capacitor for internal reference			
DEFDCDC2	17	ı	Feedback pin for converter 2. Connect DEFDCDC2 to the center of the external resistor divider.			
EN_DCDC1	25	I	Enable input for converter 1, active-high			
EN_DCDC2	26	ı	Enable input for converter 2, active-high			
EN_LDO1	27	I	Enable input for LDO1. Logic high enables the LDO, logic low disables the LDO.			
EN_LDO2	28	1	Enable input for LDO2. Logic high enables the LDO, logic low disables the LDO.			
EN_LDO3	15	I	Enable input for LDO3. Logic high enables the LDO, logic low disables the LDO.			
EN_LDO4	16	ı	Enable input for LDO4. Logic high enables the LDO, logic low disables the LDO.			
FB1	31	1	Feedback input for the external voltage divider			
FB2	6	ı	Feedback input for the external voltage divider			
FB3	9	1	Feedback input for the external voltage divider			
FB4	13	1	Feedback input for the external voltage divider			
FB_DCDC1	24	ı	Input to adjust output voltage of converter 1 between 0.6 V and V <sub>I</sub> . Connect an external resistor divider between VOUT1, this pin, and GND.			
HYSTERESIS	8	1	Input for hysteresis on reset threshold			
L1	22	0	Switch pin of converter 1. Connected to inductor			
L2	20	0	Switch pin of converter 2. Connected to inductor			

Copyright © 2012–2017, Texas Instruments Incorporated



## Pin Functions (continued)

PIN			DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
MODE	32	I	Select between power-safe mode and forced-PWM mode for DCDC1 and DCDC2. In power-safe mode, the device uses PFM at light loads, PWM for higher loads. Setting this pin to high level selects forced-PWM mode. If this pin has low level, then the device operates in power-safe mode.			
PGND1	23	I	GND for converter 1			
PGND2	19	I	GND for converter 2			
RESET	14	0	Open-drain active-low reset output, 100-ms reset-delay time			
THRESHOLD	7	I	Reset input			
V <sub>CC</sub>	3	I	Power supply for digital and analog circuitry of DCDC1, DCDC2 and LDOs. Connect this pin to the same voltage supply as VINDCDC1/2.			
VDCDC2	18	I	Feedback voltage-sense input, connect directly to the output of converter 2.			
VINDCDC1/2	21	ı	Input voltage for VDCDC1 and VDCDC2 step-down converters. Connect this pin to the same voltage supply as $V_{CC}$ .			
VINLDO1	29	I	Input voltage for LDO1			
VINLDO2	4	I	Input voltage for LDO2			
VINLDO3/4	11	I	Input voltage for LDO3 and LDO4			
VLDO1	30	0	Output voltage of LDO1			
VLDO2	5	0	Output voltage of LDO2			
VLDO3	10	0	Output voltage of LDO3			
VLDO4	12	0	Output voltage of LDO4			
Thermal pad		_	Connect to GND			

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VI	Input voltage on all pins except AGND, PGND, and EN_LDO1 pins with respect to AGND	-0.3	7	V
	Input voltage range on EN_LDO1 pins with respect to AGND	-0.3	V <sub>CC</sub> + 0.5	
	Current at VINDCDC1/2, L1, PGND1, L2, PGND2		1800	mA
l <sub>l</sub>	Current at all other pins		1000	mA
Vo	Output voltage for LDO1, LDO2, LDO3, and LDO4	-0.3	4	V
	Continuous total power dissipation		e Thermal rmation	
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per AEC Q100-011	750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Product Folder Links: TPS65051-Q1



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VI	Input voltage for step-down converters, VINDCDC1/2	2.5		6	V
W	Output voltage for step-down converter, VDCDC1	0.6		VINDCDC1/2	V
Vo	Output voltage for step-down converter, VDCDC2	0.6		VINDCDC1/2	V
VI	Input voltage for LDOs, VINLDO1, VINLDO2, VINLDO3/4	1.5		6.5	V
\/	Output voltage for LDO1 and LDO2	1		3.6	V
Vo	Output voltage for LDO3 and LDO4	1		3.6	V
	Output current at L1 (DCDC1)			1000	mA
	Output current at L2 (DCDC2)			6 VINDCDC1/2 VINDCDC1/2 6.5 3.6 3.6 1000 600 400 200 2.2 22	mA
lo	Output current at VLDO1, VLDO2			400	mA
	Output current at VLDO3, VLDO4			200	mA
	Inductor at L1, L2 <sup>(1)</sup>	1.5	2.2		μН
<b>C</b>	Output capacitor at VDCDC1, VDCDC2 <sup>(1)</sup>	10	22		μF
Co	Output capacitor at VLDO1, VLDO2, VLDO3, VLDO4 <sup>(1)</sup>	2.2			μF
	Input capacitor at VCC <sup>(1)</sup>	1			μF
$C_{l}$	Input capacitor at VINLDO1, VINLDO2 <sup>(1)</sup>	2.2			μF
	Input capacitor at VINLDO3/4 <sup>(1)</sup>	2.2			μF
$T_A$	Operating ambient temperature	-40		125	°C
	Resistor from battery voltage to V <sub>CC</sub> used for filtering (2)		1	10	Ω

## 6.4 Thermal Information

		TPS65051-Q1	
	Junction-to-board thermal resistance  Junction-to-top characterization parameter	RSM (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	30.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.6	°C/W
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	2.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

Product Folder Links: TPS65051-Q1

 <sup>(1)</sup> See the Application Information section of this data sheet for more details.
 (2) Up to 2 mA can flow into V<sub>CC</sub>; when both converters are running in PWM, this resistor causes the UVLO threshold to shift accordingly.



## 6.5 Electrical Characteristics

 $V_{CC}$  = VINDCDC1/2 = 3.6 V, EN =  $V_{CC}$ , MODE = GND, L = 2.2  $\mu$ H,  $C_O$  = 10  $\mu$ F,  $T_A$  = -40°C to 125°C, typical values are at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT						
VI	Input voltage range at VINDCDC1/2			2.5		6	V
·	. 0	One converter, I <sub>O</sub> = 0 mA. PFM mode enabled (Mode = EN_DCDC1 = V <sub>I</sub> OR EN_DC EN_LDO1= EN_LDO2 = EN			20	30	μА
ΙQ	Operating quiescent current Total current into V <sub>CC</sub> , VINDCDC1/2, VINLDO1, VINLDO2, VINLDO3/4	Two converters, I <sub>O</sub> = 0 mA PFM mode enabled (Mode = EN_DCDC1 = V <sub>I</sub> AND EN_D EN_LDO1 = EN_LDO2 = EN			32	40	μА
V <sub>(UVLO)</sub>		One converter, I <sub>O</sub> = 0 mA. PFM mode enabled (Mode = EN_DCDC1 = V <sub>I</sub> OR EN_DC EN_LDO1 = EN_LDO2 = EN			180	250	μА
	Operating guigesent current into V	One converter, I <sub>O</sub> = 0 mA. Switching with no load (Mod EN_DCDC1 = V <sub>I</sub> OR EN_DC = EN_LDO3 = EN_LDO = G	$CDC2 = V_i$ ; $EN_LDO1 = EN_LDO2$		0.85		mA
IQ	Operating quiescent current into V <sub>CC</sub>	Two converters, I <sub>O</sub> = 0 mA Switching with no load (Mod EN_DCDC1 = V <sub>1</sub> AND EN_D EN_LDO2 = EN_LDO3 = EN	OCDC2 = V <sub>I</sub> ; EN_LDO1 =		1.25		mA
I <sub>(SD)</sub>	Shutdown current	EN_DCDC1 = EN_DCDC2 = EN_LDO3 = EN_LDO4 = GN	= GND EN_LDO1 = EN_LDO2 = ND		9	12	μΑ
V <sub>(UVLO)</sub>	Undervoltage lockout threshold for DC-DC converters and LDOs	Voltage at V <sub>CC</sub>			1.8	2	V
EN_DCD	C1, EN_DCDC2, DEFDCDC2, DEFLDO1, D	DEFLDO2, DEFLDO3, DEFLD	004, EN_LDO1, EN_LDO2, EN_LDO	3, EN_LDO	04	·	
$V_{IH}$	High-level input voltage		CDC2, DEFDCDC2, DEFLDO1, LDO4, EN_LDO1, EN_LDO2,	1.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		CDC2, DEFLDO1, DEFLDO2, LDO1, EN_LDO2, EN_LDO3,	0		0.4	V
I <sub>IB</sub>	Input bias current	MODE = GND or V <sub>I</sub> MODE, DEFDCDC2, DEFLDO1, DEFLDO2, DEFI EN_LDO2, EN_LDO3, EN_LDO4	EN_DCDC1, EN_DCDC2, LDO3, DEFLDO4, EN_LDO1,		0.01	1	μА
		V_FB_LDOx = 1 V, FB_LDC FB_LDO4	01, FB_LDO2, FB_LDO3,			100	nA
POWER	SWITCH					ı	
			VINDCDC1/2 = 3.6 V		280	630	
		DCDC1	VINDCDC1/2 = 2.5 V		400		
r <sub>DS(on)</sub>	P-channel MOSFET on-resistance		VINDCDC1/2 = 3.6 V		280	630	mΩ
		DCDC2	VINDCDC1/2 = 2.5 V		400		
I <sub>lkg</sub>	P-channel leakage current	VDCDCx = V <sub>(DS)</sub> = 6 V	1			1	μΑ
		( - /	VINDCDC1/2 = 3.6 V		220	450	
		DCDC1	VINDCDC1/2 = 2.5 V		320		_
r <sub>DS(on)</sub>	N-channel MOSFET on-resistance	B0B00	VINDCDC1/2 = 3.6 V		220	450	mΩ
		DCDC2	VINDCDC1/2 = 2.5 V		320		
I <sub>lkg</sub>	N-channel leakage current	VDCDCx = V <sub>(DS)</sub> = 6 V	+		7	10	μА
	Forward current limit PMOS (high side)	DCDC1, 2.5 V ≤ VINDCDC1	/2 ≤ 6 V	1.19	1.4	1.65	
I <sub>(LIMF)</sub>	and NMOS (low side)	DCDC2, 2.5 V ≤ VINDCDC1	/2 ≤ 6 V	0.85	1	1.15	Α
	Thermal shutdown	Increasing junction temperat	ure		150		°C
	Thermal shutdown hysteresis	Decreasing junction tempera	ature	<u> </u>	20		°C
OUTPUT							
Vo	Output-voltage range for DCDC1, DCDC2			0.6	VIND	CDC1/2	V
V <sub>ref</sub>	Reference voltage				600		mV

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

 $V_{CC} = VINDCDC1/2 = 3.6 \text{ V}, \text{ EN} = V_{CC}, \text{ MODE} = \text{GND}, \text{ L} = 2.2 \text{ } \mu\text{H}, \text{ C}_{O} = 10 \text{ } \mu\text{F}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C}, \text{ typical values are at T}_{A} = 25 ^{\circ}\text{C} \text{ (unless otherwise noted)}.$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	DC output-voltage accuracy, DCDC1,	VINDCDC1/2 = 2.5 V to 6 V, 0 mA < $I_O$ = < $I_O$ (maximum) MODE = GND, PFM operation	-2%	0	2%	
V <sub>O</sub>	DCDC2 <sup>(1)</sup>	VINDCDC1/2 = 2.5 V to 6 V, 0 mA < $I_{\rm O}$ = < $I_{\rm O}$ (maximum) MODE = $V_{\rm I}$ , PWM operation	-1%	0	1%	İ
$\Delta V_{\text{O}}$	Power-save-mode ripple voltage (2)	$I_O = 1$ mA, MODE = GND, $V_O = 1.3$ V, bandwith = 20 MHz		25		$mV_PP$
V <sub>OL</sub>	RESET, PB_OUT output low voltage	I <sub>OL</sub> = 1 mA, Vhysteresis < 1 V, Vthreshold < 1 V			0.2	٧
I <sub>OL</sub>	RESET, PB_OUT sink current			1		mA
	RESET, PB_OUT output leakage current	After PB_IN has been pulled high once; Vthreshold > 1 V and Vhysteresis > 1 V, V <sub>OH</sub> = 6 V		10		nA
$V_{th}$	Vthreshold, Vhysteresis threshold		0.98	1	1.02	V
VLDO1,	VLDO2, VLDO3 AND VLDO4 LOW-DROPO	OUT REGULATORS	•			
VI	Input-voltage range for LDO1, LDO2, LDO3, LDO4		1.5		6.5	V
$V_{(FB)}$	Feedback voltage for FB_LDO1, FB_LDO2, FB_LDO3, and FB_LDO4			1		V
	Maximum output current for LDO1, LDO2		400			
I <sub>O</sub>	Maximum output current for LDO3, LDO4		200		750	mA
	LDO1 short-circuit current limit	VLDO1 = GND			750	
I <sub>(SC)</sub>	LDO2 short-circuit current limit	VLDO2 = GND			850	mA
·(SC)	LDO3 and LDO4 short-circuit current limit	VLDO3 = GND, VLDO4 = GND			420	111111
	Dropout voltage at LDO1	I <sub>O</sub> = 400 mA, VINLDO = 3.4 V			400	
	Dropout voltage at LDO2	I <sub>O</sub> = 400 mA, VINLDO = 1.8 V			280	mV
	Dropout voltage at LDO3, LDO4	I <sub>O</sub> = 200 mA, VINLDO = 1.8 V			280	
I <sub>lkg</sub>	Leakage current from VinLDOx to VLDOx	LDO enabled, VINLDO = 6.5 V, V <sub>O</sub> = 1 V at T <sub>A</sub> = 140°C		3		μА
Vo	Output voltage accuracy for LDO1, LDO2, LDO3, LDO4	I <sub>O</sub> = 10 mA	-2%		1%	·
	Line regulation for LDO1, LDO2, LDO3, LDO4	VINLDO1,2 = VLDO1,2 + 0.5 V (minimum 2.5 V) to 6.5 V, VINLDO3,4 = VLDO3,4 + 0.5 V (minimum 2.5 V) to 6.5 V, I <sub>O</sub> = 10 mA	-1%		1%	
	Load regulation for LDO1, LDO2, LDO3, LDO4	I <sub>O</sub> = 0 mA to 400 mA for LDO1, LDO2 I <sub>O</sub> = 0 mA to 200 mA for LDO3, LDO4	-1%		1%	·
PSRR	Power-supply rejection ratio	f = 10 kHz; I <sub>O</sub> = 50 mA; V <sub>I</sub> = V <sub>O</sub> + 1 V		70		dB
R <sub>(DIS)</sub>	Internal discharge resistor at VLDO1, VLDO2, VLDO3, VLDO4	Active when LDO is disabled		350		Ω
	Thermal shutdown	Increasing junction temperature		140		°C
	Thermal shutdown hysteresis	Decreasing junction temperature		20		°C

Output voltage specification does not include tolerance of external voltage-programming resistors. In power-save mode, device typically enters operation at  $I_{PSM}$  =  $V_{I}$  /  $32~\Omega.$ 





## 6.6 Switching Characteristics

 $V_{CC}$  = VINDCDC1/2 = 3.6 V, EN =  $V_{CC}$ , MODE = GND, L = 2.2  $\mu$ H,  $C_{O}$  = 10  $\mu$ F,  $T_{A}$  = -40°C to 125°C, typical values are at  $T_{A}$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILLA	ATOR					
f <sub>SW</sub>	Oscillator frequency		2.025	2.25	2.475	MHz
OUTPUT	Г					
t <sub>Start</sub>	Start-up time	Time from active EN to start switching		170		μS
t <sub>Ramp</sub>	VOUT ramp-up time	Time to ramp from 5% to 95% of V <sub>O</sub>		750		μS
	RESET delay time	Input voltage at threshold pin rising	80	100	120	ms
	PB-ONOFF debounce time		26	32	38	ms
VLDO1,	VLDO2, VLDO3 AND VLDO4 LOW-I	PROPOUT REGULATORS				
	Regulation time for LDO1, LDO2, LDO3, LDO4	Load change from 10% to 90%		10		μS

## 6.7 Typical Characteristics






Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



## **Typical Characteristics (continued)**






## 7 Detailed Description

#### 7.1 Overview

The TPS65051-Q1 device has 2 DC-DC buck converters and 4 LDOs. Each DC-DC and LDO has enable pins, allowing external sequence control of the PMU rails. The device also has a RESET feature that is generated from a THRESHOLD comparator. This RESET signal can be used to reset or warn of power shutdown to the embedded mircocontroller or processor. The TPS65051-Q1 device makes power-system integration easy for a variety of embedded processors or FPGAs.

### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



### 7.3 Feature Description

### 7.3.1 Operation

The TPS65051-Q1 device has two synchronous step-down converters. The converters operate with 2.25-MHz (typical) fixed-frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents, the converters automatically enter power-save mode and operate with PFM (pulse-frequency modulation).

During PWM operation, the converters use a unique fast-response voltage-mode controller scheme with input voltage feed-forward to achieve good line and load regulation, allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch turns on, the inductor current ramps up until the current comparator trips, and the control logic turns off the switch. The current-limit comparator turns off the switch if the current exceeds the limit of the P-channel switch. After the adaptive dead time, which prevents shoot-through current, the N-channel MOSFET rectifier turns on, and the inductor current ramps down. The clock signal turning off the N-channel rectifier and turning on the on the P-channel switch initiates the next cycle.

The two DC-DC converters operate synchronized to each other, with converter 1 as the master. A 180° phase shift between converter 1 and converter 2 decreases the input rms current, allowing the use of smaller input capacitors.

#### 7.3.2 DCDC1 Converter

An external resistor divider connected to FB\_DCDC1 pin sets the converter 1 output voltage. See the *Converter* 1 (DCDC1) section for more details. The maximum output current is 1 A.

#### 7.3.3 DCDC2 Converter

Connect the VDCDC2 pin directly to the DCDC2 converter output voltage. The DEFDCDC2 pin selects the DCDC2 converter output voltage. See the *Converter 2 (DCDC2)* section for more details. The maximum output current is 600 mA.

An external resistor divider sets the output voltage. Connect the DEFDCDC2 pin to the external resistor divider.

#### 7.3.4 Dynamic Voltage Positioning

This feature reduces the voltage under- and overshoots at load steps from light to heavy load and vice versa. It is activated In the power-save mode of operation, running the converter in PFM mode activates dynamic voltage positioning. Dynamic voltage positioning provides more headroom for both the voltage drop at a load step and the voltage increase at a load throw-off, thereby improving load-transient behavior.

At light loads, in which the converters operate in PFM mode, the typical output-voltage regulation is 1% higher than the nominal value. In the event of a load transient from light load to heavy load, the output voltage drops until it reaches the skip-comparator-low threshold, set to 1% below the nominal value, and enters PWM mode. During a release from heavy load to light load, active regulation turning on the N-channel switch minimizes the voltage overshoot.




Figure 6. Dynamic Voltage Positioning

Copyright © 2012–2017, Texas Instruments Incorporated

(1)

### **Feature Description (continued)**

#### 7.3.5 Soft Start

The two converters have an internal soft-start circuit that limits the inrush current during start-up. During soft start, control of the output-voltage ramp-up is as shown in Figure 7.




Figure 7. Soft Start

#### 7.3.6 100% Duty-Cycle Low-Dropout Operation

The converters offer a low input-to-output voltage difference while still maintaining operation with the use of the 100% duty-cycle mode. In this mode, the P-channel switch is constantly on. This operational mode is useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range, (that is, the minimum input voltage to maintain regulation depends on the load current and output voltage) and can be calculated as:

$$V_{I}(min) = V_{O}(max) + I_{O}(max) \times (r_{DS(on)}(max) + R_{L})$$

where

- I<sub>O</sub> max = maximum output current plus inductor ripple current
- r<sub>DS(on)</sub> max = maximum P-channel switch r<sub>DS(on)</sub>
- R<sub>I</sub> = dc resistance of the inductor
- V<sub>O</sub> (max) = nominal output voltage plus maximum output-voltage tolerance

### 7.3.7 Undervoltage Lockout

The undervoltage-lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery, and disables all internal circuitry. The undervoltage-lockout threshold, sensed at the  $V_{CC}$  pin, is typically 1.8 V, maximum 2 V.

#### 7.3.8 Mode Selection

The MODE pin allows mode selection between forced PWM mode and power-save mode for both converters. Connecting this pin to GND enables the automatic PWM and power-save mode of operation. The converters operate in fixed-frequency PWM mode at moderate-to-heavy loads and in the PFM mode during light loads, maintaining high efficiency over a wide load-current range.

Pulling the MODE pin high forces both converters to operate constantly in the PWM mode even at light load currents. The advantage is the converters operate with a fixed frequency that allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads. For additional flexibility, it is possible to switch from power-save mode to forced-PWM mode during operation. This allows efficient power management by adjusting the operation of the converters to the specific system requirements.

#### **7.3.9 Enable**

To start up each converter independently, the device has a separate enable pin for each DC-DC converter and for each LDO. If EN\_DCDC1, EN\_DCDC2, EN\_LDO1, EN\_LDO2, EN\_LDO3, or EN\_LDO4 is set to high, the corresponding converter starts up with soft start as previously described.

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated




#### **Feature Description (continued)**

Pulling the enable pin low forces the device into shutdown, with a shutdown quiescent current as defined in the electrical characteristics. In this mode, the P- and N-Channel MOSFETs turn off, and the entire internal control circuitry switches off. If disabled, internal  $350-\Omega$  resistors pull the outputs of the LDOs low, actively discharging the output capacitor. Proper operation requires termination of the enable pins. Do not leave them unconnected.

#### 7.3.10 **RESET**

The device contains circuitry that can generate a reset pulse for a processor with a 100-ms delay time. The device senses the input voltage for a comparator at the THRESHOLD pin. When the voltage exceeds the threshold, the output goes high with a 100-ms delay time. An external resistor connected to the HYSTERESIS input defines the hysteresis. This circuitry is functional as soon as the supply voltage at  $V_{CC}$  exceeds the undervoltage-lockout threshold. The TPS65051-Q1 device has a shutdown current (all DC-DC converters and LDOs are off) of 9  $\mu$ A.






Figure 8. RESET Pulse Circuit

#### 7.3.11 Short-Circuit Protection

All outputs are short-circuit protected with a maximum output current as defined in the *Electrical Characteristics*.

#### 7.3.12 Thermal Shutdown

As soon as the junction temperature,  $T_J$ , exceeds 150°C (typically) for the DC-DC converters, the device goes into thermal shutdown. In this mode, the P- and N-channel MOSFETs turn off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown for one of the DC-DC converters disables both converters simultaneously.

The thermal shutdown temperature for the LDOs is typically 140°C. Therefore, an LDO used to power an external voltage never heats up the chip high enough to turn off the DC-DC converters. If one LDO exceeds the thermal shutdown temperature, all LDOs turn off simultaneously.

Copyright © 2012–2017, Texas Instruments Incorporated



### **Feature Description (continued)**

#### 7.3.13 Low Dropout Voltage Regulators

The design of the low-dropout voltage regulators allows them to operate well with small ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 400 mV (LDO1) and 280 mV (LDO2, LDO3, and LDO4) at rated output current. Each LDO supports a current-limit feature. The EN\_LDO1, ENLDO2, EN\_LDO3, and EN\_LDO4 pins enable the LDOs. The use of external resistor dividers sets the output voltage of the LDOs.

#### 7.4 Device Functional Modes

#### 7.4.1 Power-Save Mode

The TPS65051-Q1 device is either in the ON or the OFF mode. The OFF mode is entered when the voltage on  $V_{CC}$  is below the UVLO threshold of 1.8 V (typically). When the voltage at the  $V_{CC}$  pin is higher than UVLO, the device enters ON mode. In the ON mode, the converters and LDOs are available for use.

Setting the MODE pin to 0 enables the power-save mode. If the load current decreases, the converters enter the power-save mode of operation automatically. During power-save mode, the converters operate with reduced switching frequency in PFM mode, and with a minimum quiescent current to maintain high efficiency. The converters position the output voltage 1% above the nominal output voltage. This voltage-positioning feature minimizes voltage drops caused by a sudden load step.

To optimize the converter efficiency at light load, the TPS65051-Q1 device monitors average current. If in PWM mode, the inductor current remains below a certain threshold, then the device enters power-save mode. Use Equation 2 to calculate the average output current threshold to enter PFM mode. Use Equation 3 to calculate the average output current threshold to leave PFM mode.

$$I_{(PFM\_enter)} = \frac{VINDCDC}{32 \Omega}$$
 (2)

$$I_{(PSMDCDC\_leave)} = \frac{VINDCDC}{24 \Omega}$$
 (3)

During power-save mode, a comparator monitors the output voltage. As the output voltage falls below the skip-comparator (skip comp) threshold, the P-channel switch turns on, and the converter effectively delivers a constant current. If the load is below the delivered current, the output voltage rises until it crosses the skip comp threshold again; then all switching activity ceases, reducing the quiescent current to a minimum until the output voltage has dropped below the threshold. If the load current is greater than the delivered current, the output voltage falls until it crosses the skip-comparator-low (skip comp low) threshold set to 1% below nominal  $V_O$ ; then the device exits power-save mode, and the converter returns to the PWM mode.

These control methods reduce the quiescent current to 12  $\mu$ A per converter and the switching frequency to a minimum, achieving the highest converter efficiency. The PFM mode operates with low output-voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor; increasing capacitor value decreases the output ripple voltage.

Disable the power-save mode by driving the MODE pin high. In forced-PWM mode, both converters operate with fixed-frequency PWM mode regardless of the load.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

This device integrates two step-down converters and four LDOs, which can be used to power the voltage rails needed by a processor or any other application. The power management IC (PMIC) can be controlled through the ENABLE and MODE pins or sequenced from the VIN using RC delay circuits. A logic output (RESET) provides the application processor or load a logic signal indicating power good or reset.

### 8.2 Typical Application




Figure 9. Typical Application Schematic



## **Typical Application (continued)**

### 8.2.1 Design Requirements

Table 1 lists the design requirements for this example.

**Table 1. Design Parameters** 

PARAMETER	VALUE
DCDC1 and DCDC2 input voltage	2.5 V to 6 V
DCDC1 output voltage	2.85 V
DCDC1 output current	1 A
DCDC2 output voltage	1.575 V
DCDC2 output current	600 mA
LDO1 output voltage	3.3 V
LDO1 output current	400 mA
LDO2 output voltage	1.8 V
LDO2 output current	400 mA
LDO3 output voltage	1.2 V
LDO3 output current	200 mA
LDO4 output voltage	1.3 V
LDO4 output current	200 mA

#### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Output-Voltage Setting

### 8.2.2.1.1 Converter 1 (DCDC1)

An external resistor network can set the output voltage of converter 1. Calculate the output voltage using Equation 4,

$$V_O = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

where

the internal reference voltage, V<sub>ref</sub>, is 0.6 V

(4)

TI recommends setting the total resistance of R1 + R2 to less than 1 M $\Omega$ . The resistor network connects to the input of the feedback amplifier, therefore requiring a small feed-forward capacitor in parallel with R1. A typical value of 47 pF is sufficient.



### 8.2.2.1.2 Converter 2 (DCDC2)

The adjustable output voltage is defined with external resistor network on the DEFDCDC2 pin.

Calculation of the adjustable output voltage is similar to that for the DCDC1 converter. TI recommends setting the total resistance of R3 + R4 to less than 1 M $\Omega$ . Route the DEFDCDC2 line separate from noise sources, such as the inductor or the L2 line. Connect the VDCDC2 line directly to the output capacitor. As VDCDC2 is the sense pin for the output of L2, there is no need for a feedforward capacitor in conjunction with R3.

Use an external resistor divider at DEFDCDC2 as shown in Figure 10.




Figure 10. External Resistor Divider

$$V_{(DEFDCDC2)} = 0.6 V$$

$$V_{O} = V_{(DEFDCDC2)} \times \frac{R3 + R4}{R4} \qquad R3 = R4 \times \left(\frac{V_{O}}{V_{(DEFDCDC2)}}\right) - R4$$
 (5)

See Table 2 for typical resistor values:

**Table 2. Typical Resistor Values** 

		7.		
OUTPUT VOLTAGE	R3	R4	NOMINAL VOLTAGE	Typical CFF
3.3 V	680 kΩ	150 kΩ	3.32 V	47 pF
3 V	510 kΩ	130 kΩ	2.95 V	47 pF
2.85 V	560 kΩ	150 kΩ	2.84 V	47 pF
2.5 V	510 kΩ	160 kΩ	2.51 V	47 pF
1.8 V	300 kΩ	150 kΩ	1.8 V	47 pF
1.6 V	200 kΩ	120 kΩ	1.6 V	47 pF
1.5 V	300 kΩ	200 kΩ	1.5 V	47 pF
1.2 V	330 kΩ	330 kΩ	1.2 V	47 pF

Copyright © 2012-2017, Texas Instruments Incorporated

Product Folder Links: TPS65051-Q1



### 8.2.2.2 Output Filter Design (Inductor and Output Capacitor)

#### 8.2.2.2.1 Inductor Selection

The two converters operate with a 2.2- $\mu H$  output inductor. A designer can use larger or smaller inductor values to optimize the performance of the device for specific operation conditions. The selected inductor must be rated for its dc resistance and saturation current. The dc resistance of the inductance directly influences the efficiency of the converters. Therefore, select an inductor with lowest dc resistance for highest efficiency. The minimum inductor value is 1.5  $\mu H$ , but the circuit requires an output capacitor of 22  $\mu F$  minimum in this case. For an output voltage above 2.8 V, TI recommends an inductor value of 3.3  $\mu H$  minimum. Lower values result in an increased output-voltage ripple in PFM mode.

Equation 6 calculates the maximum inductor current under static load conditions. The saturation-current rating of the inductor should be higher than the maximum inductor current as calculated with Equation 6. This recommendation is because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f}$$

$$I_{L}(max) = I_{O}(max) + \frac{\Delta I_{L}}{2}$$

where

- f = Switching frequency (2.25-MHz typical)
- L = Inductor value
- $\Delta I_1$  = Peak-to-peak inductor ripple current
- I<sub>I</sub> max = Maximum inductor current

(6)

The highest inductor current occurs at maximum  $V_I$ . Open-core inductors have a soft saturation characteristic, and they can normally handle higher inductor currents versus a comparable shielded inductor.

A more-conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Give consideration to the difference in the core material from inductor to inductor, which has an impact on the efficiency, especially at high switching frequencies. See Table 3 and the typical applications for possible inductors.

**Table 3. Tested Inductors** 

INDUCTOR TYPE	INDUCTOR VALUE	SUPPLIER
LPS3010	2.2 μΗ	Coilcraft
LPS3015	3.3 μΗ	Coilcraft
LPS4012	2.2 μΗ	Coilcraft
VLF4012	2.2 μΗ	TDK

### 8.2.2.2.2 Output-Capacitor Selection

The advanced fast-response voltage-mode control scheme of the two converters allows the use of small ceramic capacitors with a value of  $22-\mu F$  (typical), without having large output-voltage undershoots and overshoots during heavy load transients. TI recommends ceramic capacitors having low ESR values, which result in the lowest output-voltage ripple.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. For completeness, the RMS ripple current is calculated as:

$$I_{(RMSCout)} = V_O \times \frac{1 - \frac{V_O}{V_I}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(7)

At nominal load current, the inductive converters operate in PWM mode, and the overall output voltage ripple is the sum of the voltage spike caused by the output-capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



$$\Delta V_{O} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \times \left(\frac{1}{8 \times C_{O} \times f} + ESR\right)$$
(8)

where the highest output voltage ripple occurs at the highest input voltage V<sub>I</sub>.

At light load currents, the converters operate in power-save mode and the output-voltage ripple depends on the output-capacitor value. The internal comparator delay and the external capacitor set the output-voltage ripple. The typical output-voltage ripple is less than 1% of the nominal output voltage.

#### 8.2.2.2.3 Input-Capacitor Selection

The nature of the buck converters having a pulsating input current requires a low-ESR input capacitor for best input-voltage filtering and minimizing the interference with other circuits caused by high input-voltage spikes. The converters require a ceramic input capacitor of 10  $\mu$ F. Increase the input capacitor as desired for better input-voltage filtering, without any limit.

Table 4. Possible Capacitors

CAPACITOR VALUE	SIZE	SUPPLIER	TYPE
2.2 μF	0805	TDK C2012X5R0J226MT	Ceramic
2.2 μF	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
10 μF	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 μF	0805	TDK C2012X5R0J106M	Ceramic
10 μF	0603	Taiyo Yuden JMK107BJ106MA	Ceramic

## 8.2.2.3 Low-Dropout Voltage Regulators (LDOs)

An external resistor network sets the output voltage of all four LDOs. Calculate the output voltage using Equation 9:

$$V_O = V_{ref} \times \left(1 + \frac{R5}{R6}\right)$$

where

TI recommends setting the total resistance of R5 + R6 to less than 1 M $\Omega$ . Typically, there is no feedforward capacitor needed at the voltage dividers for the LDOs.

Typical resistor values:

**Table 5. Typical Resistor Values** 

OUTPUT VOLTAGE	R5	R6	NOMINAL VOLTAGE
3.3 V	300 kΩ	130 kΩ	3.31 V
3 V	300 kΩ	150 kΩ	3 V
2.85 V	240 kΩ	130 kΩ	2.85 V
2.8 V	360 kΩ	200 kΩ	2.8 V
2.5 V	300 kΩ	200 kΩ	2.5 V
1.8 V	240 kΩ	300 kΩ	1.8 V
1.5 V	150 kΩ	300 kΩ	1.5 V
1.3 V	36 kΩ	120 kΩ	1.3 V
1.2 V	100 kΩ	510 kΩ	1.19 V
1.1 V	33 kΩ	330 kΩ	1.1 V

Submit Documentation Feedback

(9)



### 8.2.2.4 **RESET**

The device contains a comparator for supervising a voltage connected to an external voltage divider, and generating a reset signal if the voltage is lower than the threshold. The rising-edge delay is 100 ms at the opendrain RESET output. Calculate the values for the external resistors R13 to R15 as follows:

V<sub>L</sub> = lower voltage threshold

V<sub>H</sub> = higher voltage threshold

 $V_{REF}$  = reference voltage (1 V)

### Example:

- V<sub>L</sub> = 3.3 V
- V<sub>H</sub> = 3.4 V

Set R15 = 100 k $\Omega$ 

- $\rightarrow$  R13 + R14 = 240 k $\Omega$
- $\rightarrow$  R14 = 3.03 k $\Omega$
- $\rightarrow$  R13 = 237 k $\Omega$

$$R13 + R14 = R15 \times \left(\frac{V_H}{V_{ref}} - 1\right)$$

$$R14 = R15 \times \frac{V_H - V_L}{V_L} \tag{11}$$





Figure 11. RESET Circuit


20




#### 8.2.3 Application Curves











## 9 Power Supply Recommendations

In addition to the values listed in the *Recommended Operating Conditions* table, additional recommendations for the power supply are as follows:

- 1-μF bypass capacitor on V<sub>CC</sub>, located as close as possible to the V<sub>CC</sub> pin to ground.
- V<sub>CC</sub> and VINDCDC1/2 must be connected to the same voltage supply with minimal voltage difference.
- Input capacitors must be present on the VINDCDC1/2, VIN\_LDO1, VINLDO2, and VIN\_LDO3/4 supplies if used.
- Output inductor and capacitors must be used on the outputs of the DC-DC converters if used.
- Output capacitors must be used on the outputs of the LDOs if used.

### 10 Layout

### 10.1 Layout Guidelines

- The input capacitors for the DC-DC converters should be placed as close as possible to the VINDCDC1/2 pin and the PGND1 and PGND2 pins.
- The inductor of the output filter should be placed as close as possible to the device to provide the shortest switch node possible, reducing the noise emitted into the system and increasing the efficiency.
- Sense the feedback voltage from the output at the output capacitors to ensure the best DC accuracy.
  Feedback should be routed away from noisy sources such as the inductor. If possible route on the opposing
  side as the switch node and inductor and place a GND plane between the feedback and the noisy sources or
  keep out underneath them entirely.
- Place the output capacitors as close as possible to the inductor to reduce the feedback loop as much as
  possible. This will ensure best regulation at the feedback point.
- Place the device as close as possible to the most demanding or sensitive load. The output capacitors should be placed close to the input of the load. This will ensure the best AC performance possible.
- The input and output capacitors for the LDOs should be placed close to the device for best regulation performance.
- TI recommends using the common ground plane for the layout of this device. The AGND can be separated
  from the PGND but, a large low parasitic PGND is required to connect the PGNDx pins to the CIN and
  external PGND connections. If the AGND and PGND planes are separated, have one connection point to
  reference the grounds together. Place this connection point close to the IC.

Copyright © 2012–2017, Texas Instruments Incorporated



## 10.2 Layout Example




Figure 25. Layout Example from EVM for TPS65051-Q1

24

Product Folder Links: TPS65051-Q1



## 11 Device and Documentation Support

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS65051-Q1



## PACKAGE OPTION ADDENDUM

9-Jan-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65051QRSMRQ1	ACTIVE	VQFN	RSM	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 65051Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





9-Jan-2017

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Jan-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65051QRSMRQ1	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Jan-2017



#### \*All dimensions are nominal

	Device	Package Type	e Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TPS65051QRSMRQ1	VQFN	RSM	32	3000	367.0	367.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

    See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



# RSM (S-PVQFN-N32)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207868-2/1 07/14

NOTE: All linear dimensions are in millimeters



# RSM (S-PVQFN-N32)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.