# TPS65090 Front-End PMU With Switched-Mode Charger for 2 to 3 Cells In Series 

## 1 Features

- Wide Input Voltage Charger and Power Path Management:
- $\mathrm{V}_{\text {IN }}$ Range From 6 V to 17 V
- Up to 4-A Output Current on the Power Path
- Switched-Mode Charger; up to 4-A Maximum Charge Current
- JEITA Compliant Charging Control
- Thermal Regulation, Safety Timers
- 2 Temperature Sense Inputs
- 3 Step-Down Converters:
- High Efficiency Over a Wide Output Current Range
- $\mathrm{V}_{\text {IN }}$ Range From 6 V to 17 V
- 2 Fixed Output Voltages ( 5 V and 3.3 V )
- Up to 5 A of Continuous Output Current
- 1 Adjustable Output Voltage (From 1 V to 5 V) - Up to 4 A of Continuous Output Current
- Output Voltage Accuracy $\pm 1 \%$
- Typical 30- $\mu \mathrm{A}$ Quiescent Current Per Converter
- 2 Always-On LDOs:
- 2 Fixed Output Voltages ( 5 V and 3.3 V )
- Output Voltage Accuracy $\pm 1 \%$
- Typical 10- A A Quiescent Current per LDO
- 7 Current-Limited Load Switches:
- One System Voltage Switch With 1-A Current Limit
- One 5-V Switch With 200-mA Current Limit, Reverse-Voltage Protected
- One 3.3-V Switch With 3-A Current Limit
- Four 3.3-V Switches With 1-A Current Limit
- All Switches Controlled by I ${ }^{2} \mathrm{C}$ Interface
- $I^{2} \mathrm{C}$ Interface
- Standard-Mode ( 100 kHz ) Supported
- Fast-Mode ( 400 kHz ) Supported
- Fast-Mode Plus (1000 kHz) Supported
- High-Speed (3.4 MHz) Supported
- 16-Channel, 10-Bit Analog-to-Digital Converter (ADC)
- Available in a $9-\mathrm{mm} \times 9-\mathrm{mm}$, VQFN-100 Package


## 2 Applications

- Battery-Powered Products Using 2 to 3 Li-Cells in Series
- Notebook Computers
- Mobile PCs and Mobile Internet Devices
- Industrial Metering Equipment
- Personal Medical Products


## 3 Description

The TPS65090A device is a single-chip power management IC for portable applications consisting of a battery charger with power path management for a dual or triple Li-lon or Li-Polymer cell battery pack. The charger can be directly connected to an external wall adapter. Three highly efficient step-down converters are targeted for providing a fixed $5-\mathrm{V}$ system voltage, a fixed 3.3 - V system voltage, and an adjustable voltage rail. The step-down converters enter a low power mode at light load for maximum efficiency across the widest possible range of load currents. The step-down converters allow the use of small inductors and capacitors to achieve a small solution size. The TPS65090A also integrates two general-purpose always-on LDOs for powering circuit blocks which control the system while shut down. Each LDO operates with an input voltage range from 6 V to 17 V , allowing the LDOs to be supplied from the wall adapter or directly from the main battery pack.
Seven load switches are built into the device. These load switches can be used to control the power supply individually for certain circuit blocks in the application circuit. The current flowing through the load switches, as well as the output current of the step-down converters, the input current from the AC adapter and the charge current is monitored and can be read out using the digital interface.

| Device Information $^{(1)}$ |  |  |
| :---: | :---: | :---: |
| PART NUMBER PACKAGE BODY SIZE (NOM) |  |  |
| TPS65090A | VQFN-MR $(100)$ | $9.00 \mathrm{~mm} \times 9.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

DC-DC Block Diagram


## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History. ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 6
6.1 Absolute Maximum Ratings ..... 6
6.2 ESD Ratings ..... 7
6.3 Recommended Operating Conditions ..... 7
6.4 Thermal Information ..... 8
6.5 Electrical Characteristics - Power Path Control ..... 8
6.6 Electrical Characteristics - Charger ..... 9
6.7 Electrical Characteristics - DC-DC Converters ..... 11
6.8 Electrical Characteristics - Linear Regulators ..... 13
6.9 Electrical Characteristics - Load Switches ..... 13
6.10 Electrical Characteristics - Control ..... 15
6.11 Timing Requirements $-I^{2} \mathrm{C}$ Interface ..... 16
6.12 Typical Characteristics ..... 18
7 Detailed Description ..... 25
7.1 Overview ..... 25
7.2 Functional Block Diagram ..... 26
7.3 Feature Description ..... 27
7.4 Device Functional Modes ..... 33
7.5 Programming ..... 33
7.6 Register Maps ..... 37
8 Application and Implementation ..... 49
8.1 Application Information. ..... 49
8.2 Typical Applications ..... 49
9 Power Supply Recommendations ..... 59
10 Layout. ..... 59
10.1 Layout Guidelines ..... 59
10.2 Layout Example ..... 60
10.3 Thermal Considerations ..... 61
11 Device and Documentation Support ..... 62
11.1 Device Support ..... 62
11.2 Documentation Support ..... 62
11.3 Community Resources. ..... 62
11.4 Trademarks ..... 62
11.5 Electrostatic Discharge Caution. ..... 62
11.6 Glossary ..... 62
12 Mechanical, Packaging, and Orderable Information ..... 62
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (July 2013) to Revision B Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ..... 1
Changes from Original (January 2013) to Revision A Page
- Added Differential Voltage spec condition "between CBC and LC", -0.3 MIN and 7 MAX ..... 6
- Changed text in ALWAYS ON LDOs and POWER PATH CONTROL sections for clarification. ..... 27
- Changed text in CHARGER section for clarification. ..... 29
- Added INTERRUPTS section for clarification ..... 33
- Added text to REVERSE VOLTAGE PROTECTION section for clarification ..... 53
- Changed graph title from "ADAPTER INPUT POWER UP AND POWER DOWN" to "SUPPLEMENT MODE OPERATION" ..... 56
- Added text to THERMAL INFORMATION section for clarification ..... 61


## 5 Pin Configuration and Functions



Pin Functions

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| POWER PATH CONTROL |  |  |  |
| ACG | A51 | 0 | Gate connection for AC adapter input switches |
| ACN | A50 | 1 | Shunt resistor sense connection for input current sensing |
| ACP | B47 | I | Shunt resistor sense connection for input current sensing |
| ACS | B48 | 1 | Source connection for AC adapter input switches |
| BATG | A2 | 0 | Gate connection for the battery switch |
| VAC | A13 | 1 | AC adapter supply input for charger control |
| VACS | A14 | 1 | AC adapter sense input for the charger |
| CHARGER |  |  |  |
| CBC | B2 | 1 | Bootstrap capacitor connection for charger step-down converter |
| ENC | A41 | 1 | Enable input for charger (1: enabled, 0 : disabled), must be connected to a valid logic signal |
| FBC | A52 | 1 | Voltage feedback input for charger step-down converter. Must be connected to an external feedback divider to program charge voltage. |
| LC | A5, B4, B5 | 0 | Inductor connection for switched-mode battery charger step-down converter |
| PGNDC | A6, B6 | - | Power Ground |
| SRN | B1 | 1 | Shunt resistor connection for battery charge current sensing |
| SRP | A1 | 1 | Shunt resistor connection for battery charge current sensing |
| STAT | B13 | 0 | Charge status pin, open-drain (charge in progress, charge complete, sleep mode, fault) |
| TS1 | A24 | 1 | Temperature sensor input for temperature sensor 1 |
| TS2 | B23 | 1 | Temperature sensor input for temperature sensor 2 |
| VACG | A39 | 0 | VAC good pin, open drain (1, high impedance : voltage good; 0 : voltage not available) |
| VBAT | A15 | 1 | Battery sense connection |

## Pin Functions (continued)

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| VBATG | A38 | O | VBAT good pin, open drain (1, high impedance : voltage good; 0 : voltage not available), pullup voltage should not be higher than voltage connected to |
| VREFT | A25 | 1 | Reference voltage output for temperature measurements |
| VSYSC | A3, A4, B3 | 1 | Switched-mode battery charger step-down converter supply voltage |
| VSYSG | B36 | 0 | VSYS good pin, open drain (1, high impedance : voltage good; 0 : voltage not available) |
| DCDC1 |  |  |  |
| CB1 | B44 | 1 | Bootstrap capacitor connection for DCDC1 |
| EN1 | B38 | 1 | Enable input for DCDC1 (1: enabled, 0: disabled), must be connected to a valid logic signal |
| FB1 | B37 | 1 | Output voltage sense input for DCDC1 |
| L1 | $\begin{gathered} \text { A45, B41, } \\ \text { B42 } \end{gathered}$ | O | Inductor connection for DCDC1 step-down converter |
| PGND1 | $\begin{gathered} \text { A43, A44, } \\ \text { B40 } \end{gathered}$ | - | Power Ground |
| VDCDC1 | A48 | 1 | Output voltage connection of DCDC1 |
| VSYS1 | $\begin{gathered} \text { A46, A47, } \\ \text { B43 } \end{gathered}$ | 1 | Supply voltage input for DCDC1 step-down converter |
| DCDC2 |  |  |  |
| CB2 | B17 | 1 | Bootstrap capacitor connection for DCDC2 |
| EN2 | A42 | 1 | Enable input for DCDC2 (1: enabled, 0: disabled), must be connected to a valid logic signal |
| FB2 | B24 | 1 | Output voltage sense input for DCDC2 |
| L2 | $\begin{gathered} \text { A21, B19, } \\ \text { B20 } \end{gathered}$ | O | Inductor connection for DCDC2 step-down converter |
| PGND2 | $\begin{aligned} & \text { A22, A23, } \\ & \text { B21, B22 } \end{aligned}$ | - | Power Ground |
| VDCDC2 | A18 | 1 | Output voltage connection of DCDC2 |
| VSYS2 | $\begin{gathered} \text { A19, A20, } \\ \text { B18 } \end{gathered}$ | 1 | Supply voltage input for DCDC2 step-down converter |
| DCDC3 |  |  |  |
| CB3 | A12 | 1 | Bootstrap capacitor connection for DCDC3 |
| EN3 | A26 | 1 | Enable input for DCDC3 (1: enabled, 0: disabled), must be connected to a valid logic signal |
| FB3 | B14 | 1 | Output voltage feedback input for DCDC3, a resistive feedback divider must be connected |
| L3 | A9, B8, B9 | 0 | Inductor connection for DCDC3 step-down converter |
| PGND3 | A7, A8, B7 | - | Power Ground |
| VDCDC3 | A16 | 1 | Output voltage sense input for DCDC3 |
| VSYS3 | A10, A11, B10, B11 | 1 | Supply voltage input for DCDC3 step-down converter |
| LDO1 |  |  |  |
| FB_L1 | B46 | 1 | Output voltage sense input for LDO1 |
| VLDO1 | B45 | O | Output of the LDO1 linear regulator |
| VSYS_L1 | A49 | I | Supply voltage input for LDO1 linear regulator |
| LDO2 |  |  |  |
| FB_L2 | B15 | 1 | Output voltage sense input for LDO2 |
| VLDO2 | B16 | O | Output of the LDO2 linear regulator |
| VSYS_L2 | A17 | I | Supply voltage input for LDO2 linear regulator |
| FET1 |  |  |  |
| INFET1 | B28 | 1 | Supply voltage input for load switch FET1, connect to GND, if not used |
| VFET1 | A30 | 0 | Output of load switch FET1, leave unconnected if not used |
| FET2 |  |  |  |
| INFET2 | B29 | 1 | Supply voltage input for load switch FET2, connect to GND, if not used |

## Pin Functions (continued)

| PIN |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| VFET2 | A31 | 0 | Output of load switch FET2, leave unconnected if not used |
| FET3 |  |  |  |
| INFET3 | A34, B31 | 1 | Supply voltage input for load switch FET3, connect to GND, if not used |
| VFET3 | A32, B30 | 0 | Output of load switch FET3, leave unconnected if not used |
| FET4 |  |  |  |
| INFET4 | B34 | 1 | Supply voltage input for load switch FET4, connect to GND, if not used |
| VFET4 | A37 | 0 | Output of load switch FET4, leave unconnected if not used |
| FET5 |  |  |  |
| INFET5 | B33 | 1 | Supply voltage input for load switch FET5, connect to GND, if not used |
| VFET5 | A36 | 0 | Output of load switch FET5, leave unconnected if not used |
| FET6 |  |  |  |
| INFET6 | B32 | 1 | Supply voltage input for load switch FET6, connect to GND, if not used |
| VFET6 | A35 | 0 | Output of load switch FET6, leave unconnected if not used |
| FET7 |  |  |  |
| INFET7 | B27 | 1 | Supply voltage input for load switch FET7, connect to GND, if not used |
| VFET7 | A29 | O | Output of load switch FET7, leave unconnected if not used |
| DIGITAL INTERFACE/CONTROL |  |  |  |
| AGND | A33 | - | Analog ground |
| GND | A40 | - | Logic ground |
| IRQ | B12 | 0 | Interrupt output, open drain, (1, high impedance : no interrupt; 0 : interrupt) details on events available through $I^{2} \mathrm{C}$ |
| PGND | $\begin{gathered} \mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3, \\ \mathrm{C} 4 \end{gathered}$ | - | Internally connected to PowerPAD™ |
| PowerPAD |  | - | Must be soldered to achieve appropriate power dissipation. Must be connected to PGND. |
| SCL | B25 | 1/O | Clock input for the $\mathrm{I}^{2} \mathrm{C}$ interface |
| SDA | A27 | 1/0 | Data line for the $\mathrm{I}^{2} \mathrm{C}$ interface |
| VCTRL | B39 | O | Internal control supply decoupling capacitor connection |
| VREF | B35 | 0 | Reference voltage decoupling capacitor connection |
| VREFADC | B26 | 0 | ADC reference voltage decoupling capacitor connection |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

| POWER PATH CONTROL |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| Voltage ${ }^{(2)}$ | VAC, VACS | -0.3 | 30 | V |
|  | ACP, ACN, ACS, BATG | -0.3 | 20 |  |
| Differential Voltage | between ACP and ACN | -0.5 | 0.5 | V |
|  | between ACG and ACS | -0.3 | 7 |  |
| CHARGER |  |  |  |  |
| Voltage ${ }^{(2)}$ | VSYSC, VBAT, LC, SRP, SRN, STAT | -0.3 | 20 | V |
|  | FBC, TS1, TS2, VREFT | -0.3 | 7 |  |
|  | ENC | -0.3 | 3.6 |  |
| Differential Voltage | between SRP and SRN | -0.5 | 0.5 | V |
|  | between CBC and LC | -0.3 | 7 |  |
| DCDC1 |  |  |  |  |
| Voltage ${ }^{(2)}$ | VSYS1, L1 | -0.3 | 20 | V |
|  | FB1, VDCDC1 | -0.3 | 7 |  |
|  | EN1 | -0.3 | 3.6 |  |
| Differential Voltage | between CB1 and L1 | -0.3 | 7 | V |
| DCDC2 |  |  |  |  |
| Voltage ${ }^{(2)}$ | VSYS2, L2 | -0.3 | 20 | V |
|  | FB2, VDCDC2 | -0.3 | 3.6 |  |
|  | EN2 | -0.3 | 3.6 |  |
| Differential Voltage | between CB2 and L2 | -0.3 | 7 | V |
| DCDC3 |  |  |  |  |
| Voltage ${ }^{(2)}$ | VSYS3, L3 | -0.3 | 20 | V |
|  | FB3, VDCDC3 | -0.3 | 7 |  |
|  | EN3 | -0.3 | 3.6 |  |
| Differential Voltage | between CB3 and L3 | -0.3 | 7 | V |
| LDO1 |  |  |  |  |
| Voltage ${ }^{(2)}$ | VSYS_L1 | -0.3 | 20 | V |
|  | VLDO1, FB_L1 | -0.3 | 7 |  |
| LDO2 |  |  |  |  |
| Voltage ${ }^{(2)}$ | VSYS_L2 | -0.3 | 20 | V |
|  | VLDO2, FB_L2 | -0.3 | 3.6 |  |
| FET1 |  |  |  |  |
| Voltage ${ }^{(2)}$ | INFET1, VFET1 | -0.3 | 20 | V |
| FET2 |  |  |  |  |
| Voltage ${ }^{(2)}$ | INFET2, VFET2 | -0.3 | 6 | V |
| FET3 |  |  |  |  |
| Voltage ${ }^{(2)}$ | INFET3, VFET3 | -0.3 | 6 | V |
| FET4 |  |  |  |  |
| Voltage ${ }^{(2)}$ | INFET4, VFET4 | -0.3 | 6 | V |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to network ground terminal.

TPS65090
www.ti.com

## Absolute Maximum Ratings (continued)

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$


### 6.2 ESD Ratings

|  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
|  | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 2000$ |  |
| $\mathrm{V}_{(\text {ESD })}$ Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22C101 ${ }^{(2)}$ | $\pm 500$ | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

|  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: |
| POWER PATH CONTROL |  |  |  |
| Supply voltage at VAC | 6 | 17 | V |
| Differential voltage between ACP and ACN | -0.2 | 0.2 | V |
| CHARGER |  |  |  |
| Supply voltage at VSYSC, VBAT | 6 | 17 | V |
| Differential voltage between SRP and SRN | -0.2 | 0.2 | V |
| DCDC1 |  |  |  |
| Supply voltage at VSYS1 | 6 | 17 | V |
| DCDC2 |  |  |  |
| Supply voltage at VSYS2 | 6 | 17 | V |
| DCDC3 |  |  |  |
| Supply voltage at VSYS3 | 6 | 17 | V |
| LDO1 |  |  |  |
| Supply voltage at VSYS_L1 | 6 | 17 | V |
| LDO2 |  |  |  |
| Supply voltage at VSYS_L2 | 6 | 17 | V |
| FET1 |  |  |  |
| Supply voltage at INFET1 | 5 | 17 | V |
| FET2 |  |  |  |
| Supply voltage at INFET2 | 4.5 | 5.5 | V |
| FET3 |  |  |  |
| Supply voltage at INFET3 | 3 | 5.5 | V |
| FET4 |  |  |  |
| Supply voltage at INFET4 | 3 | 5.5 | V |

## Recommended Operating Conditions (continued)

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| FET5 |  |  |  |  |
| Supply voltage at INFET5 | 3 |  | 5.5 | V |
| FET6 |  |  |  |  |
| Supply voltage at INFET6 | 3 |  | 5.5 | V |
| FET7 |  |  |  |  |
| Supply voltage at INFET7 | 3 |  | 5.5 | V |
| CONTROL |  |  |  |  |
| Supply voltage at VCTRL2 | 3 |  | 5.5 | V |
| GENERAL |  |  |  |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Operating junction temperature, $\mathrm{T}_{\mathrm{J}}$ | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | TPS65090A | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | RVN [VQFN-MR] |  |
|  |  | 100 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 24.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case(top) thermal resistance | 5.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 3.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 3.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case(bottom) thermal resistance | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics - Power Path Control

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VAC overvoltage disconnect |  | 17 | 17.6 | 18.2 | V |
| VAC overvoltage hysteresis |  |  | 550 |  | mV |
| VAC undervoltage lockout | $\mathrm{V}_{\mathrm{AC}}$ voltage decreasing | 5 | 5.5 | 6 | V |
| VAC undervoltage lockout hysteresis |  |  | 550 |  | mV |
| Maximum input DPM current programming range |  | 1000 |  | 4000 | mA |
| $\left(\mathrm{V}_{\mathrm{ACP}}-\mathrm{V}_{\mathrm{ACN}}\right)$ voltage to maximum input DPM current gain |  |  | 100 |  | A / V |
| ut DPM | $\mathrm{V}_{\text {ACP }}-\mathrm{V}_{\text {ACN }}$, IACSET $=0$ | 40 | 44 | 48 | mV |
|  | $\mathrm{V}_{\text {ACP }}-\mathrm{V}_{\text {ACN }}$, IACSET $=1$ | 36 | 40 | 44 | mV |
| Maximum battery discharge current | $\mathrm{V}_{\text {BAT }}-\mathrm{V}_{\text {SRN }}$, IBATSET $=0, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ | 17.5 | 20 | 21 | mV |
| comparator threshold | $\mathrm{V}_{\text {BAT }}-\mathrm{V}_{\text {SRN }}$, IBATSET $=1, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ | 15 | 17.5 | 18.5 | mV |
| VACS input impedance |  |  | 1000 |  | $\mathrm{k} \Omega$ |
| VAC input impedance |  |  | 25 |  | k $\Omega$ |
| Gate drive current on ACG |  | 12 |  |  | $\mu \mathrm{A}$ |
| Gate drive current on BATG | Turnon | 500 |  |  | $\mu \mathrm{A}$ |
| Gate drive current on BATG | Turnoff | 25 |  |  | mA |
| BATG turnoff delay time after adapter is detected |  |  | 30 |  | ms |

## Electrical Characteristics - Power Path Control (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent current into VAC | Charging enabled, $\mathrm{V}_{\mathrm{AC}}=11.5 \mathrm{~V}$ |  | 2.5 | 5 | mA |
|  | Charging disabled, $\mathrm{V}_{\mathrm{AC}}=11.5 \mathrm{~V}$ |  | 1 | 1.5 | mA |
| Leakage current into ACP and ACN | Charging disabled |  |  | 80 | $\mu \mathrm{A}$ |
| $V_{\text {SUPPL }}$ Supplement threshold to turn on battery switch | $\mathrm{V}_{\text {SRN }}-\mathrm{V}_{\text {ACN }}$ rising | 13 | 45 | 84 | mV |
| $V_{\text {SUPPL_ }}$ Supplement mode hysteresis to turn off battery HYS switch | $\mathrm{V}_{\text {SRN }}-\mathrm{V}_{\text {ACN }}$ falling |  | 20 |  | mV |
| $\mathrm{I}_{\text {ACRC }} \quad$ Reverse adapter current threshold | $\mathrm{V}_{\text {ACN }}-\mathrm{V}_{\mathrm{ACP}}$ rising |  | 45 |  | mV |
| $\mathrm{V}_{\text {SLEEP }}$ SLEEP mode threshold | $V_{A C}-V_{\text {SRN }}$ falling | 20 | 90 | 150 | mV |
| V $\mathrm{SLEEP}_{-}$SLEEP mode hysteresis HYS | $\mathrm{V}_{\mathrm{AC}}-\mathrm{V}_{\text {SRN }}$ rising |  | 200 |  | mV |

### 6.6 Electrical Characteristics - Charger

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHARGER - POWER |  |  |  |  |  |  |
| $V_{\text {FBC }}$ | Charger feedback voltage | VSET $=00$, default for $\mathrm{T}_{01}$ and $\mathrm{T}_{40}$ | 1.98 | 2 | 2.02 | V |
|  |  | VSET $=01$, default for $\mathrm{T}_{12}$ | 2.03 | 2.05 | 2.07 |  |
|  |  | VSET $=10$, default for $\mathrm{T}_{34}$ | 2.055 | 2.075 | 2.095 |  |
|  |  | VSET $=11$, default for $\mathrm{T}_{23}$ | 2.08 | 2.1 | 2.12 |  |
|  | Leakage current into FBC |  |  |  | 0.1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {FBCR }}$ | Charger feedback voltage for automatic charge restart | VSET $=00, \mathrm{ENRECG}=1$ | 1.925 | 1.950 | 1.975 | V |
|  |  | VSET $=01$, ENRECG $=1$ | 1.975 | 2 | 2.025 |  |
|  |  | VSET $=10$, ENRECG $=1$ | 2 | 2.025 | 2.05 |  |
|  |  | VSET $=11$, ENRECG $=1$ | 2.025 | 2.05 | 2.075 |  |
| $I_{\text {charge }}$ | Maximum charge current programming |  | 1000 |  | 4000 | mA |
|  | ( $\mathrm{V}_{\mathrm{SRP}}-\mathrm{V}_{\mathrm{SRN}}$ ) voltage to maximum charge current gain |  |  | 100 |  | A / V |
| $1^{2} \mathrm{C}$ programmable charge current |  | ISET $=000$ |  | 0\% |  |  |
|  |  | ISET = 001 |  | 25\% |  |  |
|  |  | ISET $=010$ |  | 37.5\% |  |  |
|  |  | ISET $=011$, default for $\mathrm{T}_{12}$ and $\mathrm{T}_{34}$ battery temperature range | 50\% |  |  |  |
|  |  | ISET = 100 | 62.5\% |  |  |  |
|  |  | ISET = 101 | 75\% |  |  |  |
|  |  | ISET = 110 | 87.5\% |  |  |  |
|  |  | ISET = 111, default for $\mathrm{T}_{23}$ battery temperature range | 100\% |  |  |  |
| Charge current sense regulation voltage |  | $\mathrm{V}_{\text {SRP }}-\mathrm{V}_{\text {SRN }}=40 \mathrm{mV}$ typical, $\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C}$ | 38.5 | 40 | 42.5 | mV |
|  |  | $\mathrm{V}_{\text {SRP }}-\mathrm{V}_{\text {SRN }}=20 \mathrm{mV}$ typical, $\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C}$ | 18.5 | 20 | 22 |  |
|  |  | $\mathrm{V}_{\text {SRP }}-\mathrm{V}_{\text {SRN }}=4 \mathrm{mV}$ typical, $\mathrm{T}_{\mathrm{J}}<100^{\circ} \mathrm{C}$ | 2.3 | 4 | 5.9 |  |
|  | Minimum programmable charge current |  | 100 |  |  | mA |
| Precharge current |  |  | $\begin{array}{r} 0.1^{*} \\ { }_{\text {ICHARGE }} \end{array}$ |  |  |  |
| Termination current |  |  | $\begin{array}{r} 0.1^{*} \\ \text { ICHARGE } \\ \hline \end{array}$ |  |  |  |
|  | Leakage current into SRN and SRP | $\mathrm{V}_{\mathrm{BAT}}<12 \mathrm{~V}$ |  |  | 45 | $\mu \mathrm{A}$ |

## Electrical Characteristics - Charger (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)


## Electrical Characteristics - Charger (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Voltage ratio threshold hysteresis | Sensor temperature is $15^{\circ} \mathrm{C}$, voltage decreasing |  | 0.4\% |  |  |
|  | Battery cell temperature measurement, ratio of $\mathrm{V}_{\mathrm{TS} 1,2}$ compared to $\mathrm{V}_{\text {REFTS }}, I^{2} \mathrm{C}$ programming option for $\mathrm{T}_{3}$ | Sensor temperature is $40^{\circ} \mathrm{C}, \mathrm{T}$ _SET $=100$ | 59.3\% | 59.7\% | 60.1\% |  |
|  | Voltage ratio threshold hysteresis | Sensor temperature is $40^{\circ} \mathrm{C}$, voltage increasing |  | 0.9\% |  |  |
| T3 | Battery cell temperature measurement, ratio of $\mathrm{V}_{\mathrm{TS} 1,2}$ compared to $\mathrm{V}_{\text {REFTS }}$ | Default value, Sensor temperature is $45^{\circ} \mathrm{C}$, $\text { T_SET }=101$ | 57.1\% | 57.6\% | 57.9\% |  |
|  | Voltage ratio threshold hysteresis | Sensor temperature is $45^{\circ} \mathrm{C}$, voltage increasing |  | 0.9\% |  |  |
|  | Battery cell temperature measurement, ratio of $\mathrm{V}_{\mathrm{TS} 1,2}$ compared to $\mathrm{V}_{\text {REFTS }}, \mathrm{I}^{2} \mathrm{C}$ programming option for $\mathrm{T}_{3}$ or $\mathrm{T}_{4}$ | Sensor temperature is $50^{\circ} \mathrm{C}$, T_SET $=110$ | 54.7\% | 55.2\% | 55.8\% |  |
|  | Voltage ratio threshold hysteresis | Sensor temperature is $50^{\circ} \mathrm{C}$, voltage increasing |  | 1.1\% |  |  |
| T4 | Battery cell temperature measurement, ratio of $V_{T S 1,2}$ compared to $V_{\text {REFTS }}$ | Default value, Sensor temperature is $60^{\circ} \mathrm{C}$, T_SET = 111 | 49.6\% | 50.1\% | 50.5\% |  |
|  | Voltage ratio threshold hysteresis | Sensor temperature is $60^{\circ} \mathrm{C}$, voltage increasing |  | 1.1\% |  |  |
|  | Output voltage at VREFT | Internally connected to VLDO2 |  | 3.3 |  | V |
|  | Output impedance of VREFT |  |  | 4 |  | $\mathrm{k} \Omega$ |
|  | Quiescent current into VBAT | Charging active |  |  | 25 | $\mu \mathrm{A}$ |
|  | Quiescent current into VBAT | Charging suspended |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | ENC input low voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | ENC input high voltage |  | 1.2 |  |  | V |
|  | ENC input current | Clamped on GND or 3.3V |  | 0.01 | 0.1 | $\mu \mathrm{A}$ |
|  | Charge current derating starting temperature | Junction temperature increasing |  | 100 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Charge current derating starting voltage | $\mathrm{V}_{\text {SYSC }}$ decreasing | 6.7 | 7.3 | 7.6 | V |
|  | Overtemperature protection |  | 125 | 140 | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | Overtemperature hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

### 6.7 Electrical Characteristics - DC-DC Converters

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DCDC1 - POWER |  |  |  |  |  |
| Output voltage | Power save mode disabled | 5 | 5.05 | 5.125 | V |
| Switch valley current limit | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5500 |  |  | mA |
| High-side switch ON-resistance |  |  | 20 |  | $\mathrm{m} \Omega$ |
| Low-side switch ON-resistance |  |  | 20 |  | $\mathrm{m} \Omega$ |
| Maximum line regulation |  |  | 0.5\% |  |  |
| Maximum load regulation |  |  | 0.5\% |  |  |
| Output auto-discharge resistance |  |  | 300 | 400 | $\Omega$ |
| FB1 input impedance | $\mathrm{V}_{\mathrm{EN} 1}=1$ |  | 1 |  | $\mathrm{M} \Omega$ |
| Shutdown current into VSYS1 | $\mathrm{V}_{\mathrm{SYS} 1}=7.2 \mathrm{~V}, \mathrm{EN} 1=0$ |  |  | 1 | $\mu \mathrm{A}$ |
| DCDC1 - CONTROL |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }} \quad$ EN1 input low voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}} \quad \mathrm{EN} 1$ input high voltage |  | 1.2 |  |  | V |

## Electrical Characteristics - DC-DC Converters (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP |
| :--- | :--- | ---: | ---: |
| MAX | UNIT |  |  |
| EN1 input current | Clamped on GND or 3.3 V | 0.01 | 0.1 |
| Overtemperature protection |  | $\mu \mathrm{A}$ |  |
| Overtemperature hysteresis |  | 140 | ${ }^{\circ} \mathrm{C}$ |

## DCDC2 - POWER

| Output voltage | Power save mode disabled | 3.3 | 3.333 |
| :--- | :--- | ---: | :---: |
| Switch valley current limit | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5500 | V |
| High-side switch ON-resistance |  | 20 | mA |
| Low-side switch ON-resistance |  | $\mathrm{m} \Omega$ |  |
| Maximum line regulation |  | $0.5 \%$ | $\mathrm{~m} \Omega$ |
| Maximum load regulation |  | $0.5 \%$ |  |
| Output auto-discharge resistance |  | 300 | 400 |
| FB2 input impedance | $\mathrm{V}_{\mathrm{EN} 2}=1$ | 1 | $\Omega$ |
| Shutdown current into VSYS2 | $\mathrm{V}_{\mathrm{SYS} 2}=7.2 \mathrm{~V}, \mathrm{EN} 2=0$ | $\mathrm{M} \Omega$ |  |
|  |  | $\mu \mathrm{A}$ |  |

## DCDC2 - CONTROL

| $\mathrm{V}_{\text {IL }}$ | EN2 input low voltage |  | 0.4 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | EN2 input high voltage |  | 1.2 |  | V |
|  | EN2 input current | Clamped on GND or 3.3 V | 0.01 | 0.1 | $\mu \mathrm{A}$ |
|  | Overtemperature protection |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Overtemperature hysteresis |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

## DCDC3 - POWER

| Feedback voltage |  | 792 | 800 |
| :--- | :--- | ---: | :---: |
| Switch valley current limit | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 4200 | mV |
| High-side switch ON-resistance |  | 20 | mA |
| Low-side switch ON-resistance |  | 20 | $\mathrm{~m} \Omega$ |
| Maximum line regulation |  | $0.5 \%$ |  |
| Maximum load regulation |  | $0.5 \%$ |  |
| Output auto-discharge resistance |  | 300 | 400 |
| Leakage current into FB3 |  | $\Omega$ |  |
| Shutdown current into VSYS3 | $V_{\text {SYS3 }}=7.2 \mathrm{~V}, \mathrm{EN3}=0$ | 0.1 | $\mu \mathrm{~A}$ |

## DCDC3 - CONTROL

| $\mathrm{V}_{\mathrm{IL}} \quad$ EN3 input low voltage |  | 0.4 | V |
| :--- | :--- | ---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | EN3 input high voltage |  | 1.2 |
| EN3 input current | Clamped on GND or 3.3 V | 0.01 | 0.1 |
| Overtemperature protection |  | $\mu \mathrm{A}$ |  |
| Overtemperature hysteresis |  | 140 | ${ }^{\circ} \mathrm{C}$ |

### 6.8 Electrical Characteristics - Linear Regulators

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDO1 |  |  |  |  |  |
| Output voltage | $\mathrm{l}_{\text {OUTLDO1 }}=1 \mathrm{~mA}$ | 4.90 | 4.95 | 5 | V |
| LDO1 current limit | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 30 | 50 | 120 | mA |
| LDO1 maximum output current | DCDC1 active (bypass switch turned on), $\mathrm{V}_{\mathrm{SYS}}=7.5 \mathrm{~V}$ |  | 120 |  | mA |
| Maximum line regulation |  |  | 0.5\% |  |  |
| Maximum load regulation |  |  | 0.5\% |  |  |
| FB_L1 input impedance |  |  | 1 |  | $\mathrm{M} \Omega$ |
| Quiescent current into VSYS_L1 and VSYS_L2 | DCDC1 and DCDC2 are enabled |  |  | 35 | $\mu \mathrm{A}$ |
| Overtemperature protection |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| Overtemperature hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| LDO2 |  |  |  |  |  |
| Output voltage | $\mathrm{l}_{\text {OUTLDO2 }}=1 \mathrm{~mA}$ | 3.233 | 3.267 | 3.3 | V |
| LDO2 current limit | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 30 | 50 | 120 | mA |
| LDO2 maximum output current | DCDC2 active (bypass switch turned on), $\mathrm{V}_{\mathrm{SYS}}=7.5 \mathrm{~V}$ |  | 120 |  | mA |
| Maximum line regulation |  |  | 0.5\% |  |  |
| Maximum load regulation |  |  | 0.5\% |  |  |
| FB_L2 input impedance |  |  | 1 |  | $\mathrm{M} \Omega$ |
| Quiescent current into VSYS_L2 and VSYS_L1 | DCDC1 and DCDC2 are enabled |  |  | 35 | $\mu \mathrm{A}$ |
| Overtemperature protection |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| Overtemperature hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

### 6.9 Electrical Characteristics - Load Switches

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FET1 |  |  |  |  |  |
| Overcurrent detect threshold | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1000 |  | 1200 | mA |
| Switch ON-resistance |  |  |  | 120 | $\mathrm{m} \Omega$ |
| Output auto-discharge resistance |  |  | 800 |  | $\Omega$ |
| Maximum output voltage slew rate after turnon |  | 0.1 | 0.5 | 1 | $\mathrm{V} / \mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 1, WTFET1 = 00 | 200 |  | 250 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 4, WTFET1 = 01 | 800 |  | 1000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 8, WTFET1 = 10 | 1600 |  | 2000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 16, WTFET1 = 11 | 3200 |  | 4000 | $\mu \mathrm{s}$ |
| Leakage current into INFET1 | FET1 disabled, $\mathrm{V}_{\mathrm{FET1}}=0 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A}$ |
| FET2 |  |  |  |  |  |
| Overcurrent detect threshold | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 200 |  | 240 | mA |
| Switch ON-resistance |  |  |  | 500 | $\mathrm{m} \Omega$ |
| Output auto-discharge resistance |  |  | 300 |  | $\Omega$ |
| Maximum output voltage slew rate after turnon |  | 0.1 | 0.5 | 1 | $\mathrm{V} / \mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 1, WTFET2 = 00 | 200 |  | 250 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 4, WTFET2 = 01 | 800 |  | 1000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 8, WTFET2 = 10 | 1600 |  | 2000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 16, WTFET2 = 11 | 3200 |  | 4000 | $\mu \mathrm{s}$ |

## Electrical Characteristics - Load Switches (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown current into INFET2 | FET2 disabled, $\mathrm{V}_{\text {FET2 }}=0 \mathrm{~V}$ |  | 5 |  | $\mu \mathrm{A}$ |
| Reverse leakage current | FET disabled, VFET2 > INFET2 |  | 10 |  | $\mu \mathrm{A}$ |
| FET3 |  |  |  |  |  |
| Overcurrent detect threshold | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 3000 |  | 3600 | mA |
| Switch ON-resistance |  |  |  | 45 | $\mathrm{m} \Omega$ |
| Output auto-discharge resistance |  |  | 300 |  | $\Omega$ |
| Maximum output voltage slew rate after turnon |  | 0.1 | 0.5 | 1 | $\mathrm{V} / \mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 1, WTFET3 = 00 | 200 |  | 250 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 4, WTFET3 = 01 | 800 |  | 1000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 8, WTFET3 $=10$ | 1600 |  | 2000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 16, WTFET3 = 11 | 3200 |  | 4000 | $\mu \mathrm{s}$ |
| Leakage current into INFET3 | FET3 disabled, $\mathrm{V}_{\text {FET3 }}=0 \mathrm{~V}$ |  | 3 |  | $\mu \mathrm{A}$ |

FET4

| Overcurrent detect threshold | $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1000 | 1200 |
| :--- | :--- | ---: | :---: |
| Switch ON-resistance |  | mA |  |
| Output auto-discharge resistance |  | 80 | $\mathrm{~m} \Omega$ |
| Maximum output voltage slew rate after turnon |  | 0.1 | 0.5 |
| Switch current limit - time-out | Multiplier set to 1, WTFET4 $=00$ | 1 | $\mathrm{~V} / \mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 4, WTFET4 $=01$ | 200 | 250 |
| Switch current limit - time-out | Multiplier set to 8, WTFET4 $=10$ | $\mu \mathrm{~s}$ |  |
| Switch current limit - time-out | Multiplier set to 16, WTFET4 $=11$ | 1600 | 1000 |
| Leakage current into INFET4 | FET4 disabled, $\mathrm{V}_{\text {FET4 }}=0 \mathrm{~V}$ | 3200 | 2000 |
|  | $\mu \mathrm{~s}$ |  |  |

## FET5

| Overcurrent detect threshold | $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1000 | 1200 |
| :--- | :--- | ---: | :---: |
| Switch ON-resistance |  | mA |  |
| Output auto-discharge resistance |  | 80 | $\mathrm{~m} \Omega$ |
| Maximum output voltage slew rate after turnon |  | 300 | $\Omega$ |
| Switch current limit - time-out | Multiplier set to 1, WTFET5 $=00$ | 0.1 | 0.5 |
| Switch current limit - time-out | Multiplier set to 4, WTFET5 $=01$ | 1 | $\mathrm{~V} / \mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 8, WTFET5 $=10$ | 800 | 250 |
| Switch current limit - time-out | Multiplier set to 16, WTFET5 $=11$ | 1600 | 1000 |
| Leakage current into INFET5 | FET5 disabled, $\mathrm{V}_{\text {FET5 }}=0 \mathrm{~V}$ | 2000 | $\mu \mathrm{~s}$ |
|  |  | 3200 | 4000 |
|  | $\mu \mathrm{~s}$ |  |  |

FET6

| Overcurrent detect threshold | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1000 | 1200 | mA |
| :---: | :---: | :---: | :---: | :---: |
| Switch ON-resistance |  |  | 80 | $\mathrm{m} \Omega$ |
| Output auto-discharge resistance |  |  | 300 | $\Omega$ |
| Maximum output voltage slew rate after turnon |  | 0.1 | 0.51 | $\mathrm{V} / \mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 1, WTFET6 = 00 | 200 | 250 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 4, WTFET6 $=01$ | 800 | 1000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 8, WTFET6 $=10$ | 1600 | 2000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 16, WTFET6 $=11$ | 3200 | 4000 | $\mu \mathrm{s}$ |
| Leakage current into INFET6 | FET6 disabled, $\mathrm{V}_{\text {FET6 }}=0 \mathrm{~V}$ |  | 1 | $\mu \mathrm{A}$ |
| FET7 |  |  |  |  |
| Overcurrent detect threshold | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1000 | 1200 | mA |
| Switch ON-resistance |  |  | 80 | $\mathrm{m} \Omega$ |

## Electrical Characteristics - Load Switches (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output auto-discharge resistance |  |  | 300 |  | $\Omega$ |
| Maximum output voltage slew rate after turnon |  | 0.1 | 0.5 | 1 | $\mathrm{V} / \mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 1, WTFET7 = 00 | 200 |  | 250 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 4, WTFET7 = 01 | 800 |  | 1000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 8, WTFET7 = 10 | 1600 |  | 2000 | $\mu \mathrm{s}$ |
| Switch current limit - time-out | Multiplier set to 16, WTFET7 = 11 | 3200 |  | 4000 | $\mu \mathrm{s}$ |
| Leakage current into INFET7 | FET7 disabled, $\mathrm{V}_{\text {FET7 }}=0 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{A}$ |

### 6.10 Electrical Characteristics - Control

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| SYSTEM - CONTROL |  |  |  |  |
| VBATG, VACG, VSYSG, IRQ output low voltage | $\mathrm{IV}_{\mathrm{Xxx} \mathrm{GL}}=1 \mathrm{~mA}$ | 0.04 | 0.4 | V |
| VBATG, VACG, VSYSG, IRQ output leakage current |  | 0.01 | 0.4 | $\mu \mathrm{A}$ |
| STAT output low voltage | $\mathrm{I}_{\text {STAT }}=1 \mathrm{~mA}$ | 0.04 | 0.4 | V |
| STAT output low voltage | $\mathrm{I}_{\text {STAT }}=5 \mathrm{~mA}$ |  | 0.6 | V |
| STAT output leakage current |  | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| System undervoltage lockout threshold | $\mathrm{V}_{\text {SYS }}$ voltage decreasing | $5.5 \quad 5.6$ | 5.7 | V |
| System undervoltage lockout threshold hysteresis |  | 300 |  | mV |
| LDO undervoltage lockout threshold | $\mathrm{V}_{\text {SYS }}$ voltage decreasing | 4.44 .6 | 4.7 | V |
| LDO undervoltage lockout threshold hysteresis |  | 300 |  | mV |
| $\mathrm{V}_{\mathrm{IL}} \quad$ SDA, SCL input low voltage |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}} \quad$ SDA, SCL input high voltage |  | 1.2 |  | V |
| SDA, SCL input current | Clamped on GND or 3.3 V | 0.01 | 0.3 | $\mu \mathrm{A}$ |
| SDA output low voltage | $\mathrm{I}_{\text {SDA }}=5 \mathrm{~mA}$ | 0.04 | 0.4 | V |
| AD - CONVERTER |  |  |  |  |
| ADC resolution |  | 10 |  | Bits |
| Differential linearity error |  | $\pm 1$ |  | LSB |
| Offset error |  | 1 | 5 | LSB |
| Offset error, voltage |  |  | 12.7 | mV |
| Gain error |  | $\pm 8$ |  | LSB |
| Sampling time |  | 150 |  | $\mu \mathrm{s}$ |
| Conversion time |  | 20 |  | $\mu \mathrm{s}$ |
| Wait time after enable | Time needed to stabilize the internal voltages |  | 10 | ms |
| Quiescent current, ADC enabled by $\mathrm{I}^{2} \mathrm{C}$ | includes current needed for $\mathrm{I}^{2} \mathrm{C}$ block | 500 |  | $\mu \mathrm{A}$ |

## AD - CONVERTER - MEASUREMENT RANGES

| Voltage on VAC |  | 0 | 17 |
| :--- | :--- | :--- | :---: |
| Battery voltage VBAT |  | 0 | 17 |
| Input current IAC | $\mathrm{V}_{\text {ACP }}-\mathrm{V}_{\text {ACN }}$ is measured | V |  |
| Battery charge current IBAT | $\mathrm{V}_{\text {SRP }}-\mathrm{V}_{\text {SRN }}$ is measured | 0 | 33 |
| DCDC1 output current IDCDC1 |  | 0 | 40 |
| DCDC2 output current IDCDC2 |  | 0 | 4 mV |

## Electrical Characteristics - Control (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of $25^{\circ} \mathrm{C}$ ) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| DCDC3 output current IDCDC3 |  | 0 | 4 | A |
| FET1 output current IFET1 |  | 0 | 1.1 | A |
| FET2 output current IFET2 |  | 0 | 220 | mA |
| FET3 output current IFET3 |  | 0 | 3.3 | A |
| FET4 output current IFET4 |  | 0 | 1.1 | A |
| FET5 output current IFET5 |  | 0 | 1.1 | A |
| FET6 output current IFET6 |  | 0 | 1.1 | A |
| FET7 output current IFET7 |  | 0 | 1.1 | A |
| AD - CONVERTER - SIGNAL CONDITIONING |  |  |  |  |
| Voltage sense error referenced to maximum value |  |  | 2\% |  |
| Current sense error referenced to maximum value for IAC and IBAT |  |  | 20\% |  |
| Current sense error referenced to maximum value for DC-DC converter currents | Measurements at VSYS > 7.2 V , low side switch duty cycle at DCDC1-3 > 30\% |  | 15\% |  |
| Current sense error referenced to maximum value for load switch currents |  |  | 10\% |  |

### 6.11 Timing Requirements - $I^{2} \mathrm{C}$ Interface

over recommended free-air temperature range and over recommended input voltage range (unless otherwise noted) ${ }^{(1)}$

|  |  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Standard-mode | 100 | kHz |
|  |  | Fast-mode | 400 | kHz |
| $\mathrm{f}_{(S C L}$ ) | SCL clock frequency | Fast-mode Plus | 1000 | kHz |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | 3.4 | MHz |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 1.7 | MHz |
|  |  | Standard-mode | 4.7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {buF }}$ | Bus free time between a STOP and START condition | Fast-mode | 1.3 | $\mu \mathrm{s}$ |
|  |  | Fast-mode Plus | 0.5 | $\mu \mathrm{s}$ |
|  |  | Standard-mode | 4 | $\mu \mathrm{s}$ |
|  | Hold time (repeated) START | Fast-mode | 600 | ns |
| ; ST | condition | Fast-mode Plus | 260 | ns |
|  |  | High-speed mode | 160 | ns |
|  |  | Standard-mode | 4.7 | $\mu \mathrm{s}$ |
|  |  | Fast-mode | 1.3 | $\mu \mathrm{s}$ |
| tıow | LOW period of the SCL clock | Fast-mode Plus | 0.5 | $\mu \mathrm{s}$ |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | 160 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 320 | ns |
|  |  | Standard-mode | 4 | $\mu \mathrm{s}$ |
|  |  | Fast-mode | 600 | ns |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock | Fast-mode Plus | 260 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | 60 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 120 | ns |

(1) All values referred to $\mathrm{V}_{\mathrm{HH}}$ min and $\mathrm{V}_{\mathrm{IH}}$ max levels.
(2) For bus line loads $\mathrm{C}_{\mathrm{b}}$ from 100 pF to 400 pF , the timing parameters must be linearly interpolated.

## Timing Requirements - $I^{2} \mathrm{C}$ Interface (continued)

over recommended free-air temperature range and over recommended input voltage range (unless otherwise noted) ${ }^{(1)}$

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Standard-mode | 4.7 |  | $\mu \mathrm{s}$ |
|  | Setup time for a repeated | Fast-mode | 600 |  | ns |
| ISU; STA | START condition | Fast-mode Plus | 260 |  | ns |
|  |  | High-speed mode | 160 |  | ns |
|  |  | Standard-mode | 250 |  | ns |
|  |  | Fast-mode | 100 |  | ns |
| tsu; DAT |  | Fast-mode Plus | 50 |  | ns |
|  |  | High-speed mode | 10 |  | ns |
|  |  | Standard-mode | 1 | 3450 | ns |
|  |  | Fast-mode | 1 | 900 | ns |
| $\mathrm{t}_{\mathrm{HD} ;}$ DAT | Data hold time | Fast-mode Plus | 1 |  | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | $1^{(3)}$ | 70 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | $1^{(3)}$ | 150 | ns |
|  |  | Standard-mode |  | 1000 | ns |
|  |  | Fast-mode | 20 | 300 | ns |
| trCL | Rise time of SCL signal | Fast-mode Plus |  | 120 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | 10 | 40 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 20 | 80 | ns |
|  |  | Standard-mode |  | 1000 | ns |
|  | Rise time of SCL signal after a | Fast-mode | 20 | 300 | ns |
| $\mathrm{trCL1}$ | repeated START condition and | Fast-mode Plus |  | 120 | ns |
|  | after an acknowledge bit | High-speed mode, $\mathrm{C}_{\mathrm{B}}-100 \mathrm{pF}$ maximum | 10 | 80 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{B}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 20 | 160 | ns |
|  |  | Standard-mode |  | 300 | ns |
|  |  | Fast-mode | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)$ | 300 | ns |
| $\mathrm{t}_{\mathrm{fCL}}$ | Fall time of SCL signal | Fast-mode Plus | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)$ | 120 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | 10 | 40 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 20 | 80 | ns |
|  |  | Standard-mode |  | 1000 | ns |
|  |  | Fast-mode | 20 | 300 | ns |
| trDA | Rise time of SDA signal | Fast-mode Plus |  | 120 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | 10 | 80 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 20 | 160 | ns |
|  |  | Standard-mode |  | 300 | ns |
|  |  | Fast-mode | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)$ | 300 | ns |
| $\mathrm{t}_{\text {fiA }}$ | Fall time of SDA signal | Fast-mode Plus | $20 \times\left(\mathrm{V}_{\mathrm{DD}} / 5.5 \mathrm{~V}\right)$ | 120 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-100 \mathrm{pF}$ maximum | 10 | 80 | ns |
|  |  | High-speed mode, $\mathrm{C}_{\mathrm{b}}-400 \mathrm{pF}$ maximum ${ }^{(2)}$ | 20 | 160 | ns |
|  |  | Standard-mode | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast-mode | 600 |  | ns |
| tsu; STO | Setup time for STOP condition | Fast-mode Plus | 260 |  | ns |
|  |  | High-speed mode | 160 |  | ns |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for SDA and SCL |  |  | 400 | pF |

[^0]

Figure 1. Serial Interface Timing Diagram

### 6.12 Typical Characteristics

Table of Graphs

|  |  | FIGURE |
| :---: | :---: | :---: |
| Efficiency | vs Output Current, DCDC1, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 2 |
|  | vs Output Current, DCDC2, $\mathrm{V}_{\text {Out }}=3.3 \mathrm{~V}$ | Figure 3 |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | Figure 4 |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$ | Figure 5 |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | Figure 6 |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {Out }}=3.3 \mathrm{~V}$ | Figure 7 |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}$ | Figure 8 |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 9 |
| Efficiency | vs Output Current, Charger, $\mathrm{V}_{\text {OUT }}=8.4 \mathrm{~V}$ | Figure 10 |
|  | vs Output Current, Charger, $\mathrm{V}_{\text {OUT }}=12.6 \mathrm{~V}$ | Figure 11 |
| Efficiency | vs Input Voltage, DCDC1, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 12 |
|  | vs Input Voltage, DCDC2, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | Figure 13 |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | Figure 14 |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$ | Figure 15 |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {Out }}=1.8 \mathrm{~V}$ | Figure 16 |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {Out }}=3.3 \mathrm{~V}$ | Figure 17 |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}$ | Figure 18 |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 19 |
| Efficiency | vs Battery Voltage, Charger, $\mathrm{I}_{\text {Out }}=1 \mathrm{~A}$ | Figure 20 |
|  | vs Battery Voltage, Charger, $\mathrm{l}_{\text {Out }}=2 \mathrm{~A}$ | Figure 21 |
|  | vs Battery Voltage, Charger, $\mathrm{l}_{\text {OUT }}=3 \mathrm{~A}$ | Figure 22 |
|  | vs Battery Voltage, Charger, $\mathrm{I}_{\text {OUT }}=4 \mathrm{~A}$ | Figure 23 |
| Switching frequency | vs Output Current, DCDC1, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 24 |
|  | vs Output Current, DCDC2, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | Figure 25 |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$ | Figure 26 |
|  | vs Input Voltage, DCDC1, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 27 |
|  | vs Input Voltage, DCDC2, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | Figure 28 |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$ | Figure 29 |

TPS65090
www.ti.com
SLVSBO6B -JANUARY 2013-REVISED JULY 2015

## Typical Characteristics (continued)

Table of Graphs (continued)

|  |  |  |  | FIGURE |
| :--- | :--- | :--- | :---: | :---: |
| Inductor current ripple | vs Output Current, DCDC1, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 30 |  |  |
|  | vs Output Current, DCDC2, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | Figure 31 |  |  |
|  | vs Output Current, DCDC3, $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$ | Figure 32 |  |  |
|  | vs Input Voltage, DCDC1, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ | Figure 33 |  |  |
|  | vs Input Voltage, DCDC2, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ | Figure 34 |  |  |
|  | vs Input Voltage, DCDC3, $\mathrm{V}_{\text {OUT }}=1.35 \mathrm{~V}$ | Figure 35 |  |  |


www.ti.com


Figure 6. Efficiency vs Output Current


Figure 8. Efficiency vs Output Current


Figure 10. Efficiency vs Output Current


Figure 7. Efficiency vs Output Current


Figure 9. Efficiency vs Output Current


Figure 11. Efficiency vs Output Current


Figure 12. Efficiency vs Input Voltage


Figure 14. Efficiency vs Input Voltage


Figure 16. Efficiency vs Input Voltage


Figure 13. Efficiency vs Input Voltage


Figure 15. Efficiency vs Input Voltage


Figure 17. Efficiency vs Input Voltage


Figure 18. Efficiency vs Input Voltage


Figure 20. Efficiency vs Battery Voltage


Figure 22. Efficiency vs Battery Voltage


Figure 19. Efficiency vs Input Voltage


Figure 21. Efficiency vs Battery Voltage


Figure 23. Efficiency vs Battery Voltage

TPS65090
www.ti.com
SLVSBO6B -JANUARY 2013-REVISED JULY 2015


Figure 24. Switching Frequency vs Output Current



Figure 25. Switching Frequency vs Output Current


Figure 26. Switching Frequency vs Output Current


Figure 27. Switching Frequency vs Input Voltage


Figure 29. Switching Frequency vs Input Voltage


Figure 30. Inductor Current Ripple vs Output Current
 G001

Figure 32. Inductor Current Ripple vs Output Current


Figure 34. Inductor Current Ripple vs Input Voltage


Figure 31. Inductor Current Ripple vs Output Current


Figure 33. Inductor Current Ripple vs Input Voltage


Figure 35. Inductor Current Ripple vs Input Voltage

## 7 Detailed Description

### 7.1 Overview

The TPS65090A is a single-chip power management IC for portable applications consisting of a battery charger with power path management for a dual or triple Li-lon or Li-Polymer cell battery pack, three step-down converters, two always-on LDOs, and seven load switches with independent inputs.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Always On LDOs

As soon as a valid voltage at VSYS is applied, the LDOs start operating and providing a regulated output voltage at each of them. If DCDC1 is started, the output of the DCDC1 converter will be connected to the output of LDO1 with an internal bypass switch to ensure seamless transition. Finally, LDO1 will stop operating. LDO1 will restart when the voltage at its output drops below its regulation voltage. In this case, both outputs will be disconnected from each other. There will be no current flowing backward from the LDO1 output to the DCDC1 output. The same function is implemented for DCDC2 and LDO2.

### 7.3.2 Power Path Control

The device automatically switches adapter or battery power to the system load. The battery is connected to the system by default during power up or if the adapter power is not available. As soon as a valid voltage is detected on VACS and the voltage at VAC is higher than the battery voltage, the battery is disconnected and the AC power path switches controlled through the pins ACG and ACS are turned on. The system is powered through the adapter input. If the voltage on VACS is higher than the overvoltage protection threshold the AC power path switches are turned off or not turned on to protect the system from damage. Any voltage on VACS lower than the input undervoltage lockout (UVLO) threshold voltage will cause the AC power path switches to be off.
To protect the device and the system against reverse voltage additional external components are required to protect the pins VAC, VACS ACG and ACS which would be exposed to the reverse voltage. See the EVM documentation SLVU778 for more details.
In case the maximum adapter output current is not high enough to supply the complete system, the system can be powered through the adapter and the battery at the same time. If the adapter current is limited, the adapter voltage will drop to the battery voltage level and the backgate diode of the battery switch will conduct current.
To minimize the losses in this mode of operation, the battery switch is turned on. To detect whether there is still a power source connected at the AC input, the AC power path switches are turned off every 0.5 s for a few milliseconds. While the AC power path switches are off, VAC is discharged through a $1-\mathrm{k} \Omega$ resistor to GND. If the voltage at VACS did not drop below the input UVLO threshold voltage, the AC power path switches are turned on again to allow the power source connected to the AC input to supply the system again.

### 7.3.3 Supply Status Outputs

The status of the power supply is indicated through the status pins VACG, VBATG and VSYSG. All pins are open-drain outputs and need a pullup resistor to the respective logic supply voltage they are connected to.
VACG will be high if a voltage is detected at VAC and VACS which is in a useable window. This means the voltage detected at VACS must be lower than the overvoltage threshold and it must be higher than the input UVLO threshold voltage. Also, the voltage at VAC must be higher than battery voltage. If no battery is connected, the minimum voltage is above the UVLO threshold.
VSYSG will be high as soon as the system voltage, detected at VSYS_L1 and VSYS_L2, is above its undervoltage thresholds.
VBATG will be high if the voltage detected at FBC is between the minimum and the maximum voltage for battery good detection and the differential voltage $\mathrm{V}_{\text {SRN }}-\mathrm{V}_{\text {VBAT }}$ is lower than 20 mV . This indicates that the battery discharge current is not exceeding the programmed maximum level.

### 7.3.4 Charger

Charging can be enabled by using the ENC pin or by programming the respective register through $I^{2} \mathrm{C}$. The charger will then start working when VACG is detected. If the battery is completely charged or charging has been terminated for any other reason, the charger will stay idle. Charging can be restarted by disabling the charger and enabling it again.
As soon as the charger is enabled it starts with battery detection as shown in Figure 36. If no battery or a battery short is detected the charger will continue with battery detection. If the battery is detected it will start charging.

## Feature Description (continued)



Figure 36. Battery Detection
The charger controls a low constant-charge current during a precharge phase when the battery is at a very low voltage and must be recovered. The charger controls a high fast-charge current if the battery voltage is greater than the low voltage threshold and less than the charge termination voltage. If the battery voltage has reached the charge termination voltage, the charger controls this voltage until the charge current has decayed below the charge termination threshold or the fast-charge safety timer has timed out. Precharge current and charge termination current are either $10 \%$ of the programmed fast-charge current if the fast-charge current is set to 1 A or higher. Otherwise they will be controlled to 100 mA . A complete charging cycle is shown in Figure 37.

## Feature Description (continued)



Figure 37. Charging Cycle
To support charging with weak power sources, the charger stays in operation even if it cannot control the charge current at the programmed level. For this operating condition, the charge termination based on low charge current can be turned off by programming the respective register.
The fast-charge safety timer is programmed to its lowest value by default. The time-out time can be increased by programming higher values in the respective registers. It cannot be turned off.

All charge currents are defined depending on the current sense resistor connected between the pins SRN and SRP. The maximum fast-charge current generates a 40 mV voltage drop across this resistor. All other currents are lower.

The charge termination voltage is defined by a resistive voltage divider connected between battery, feedback input of the charger (FBC), and GND. The maximum voltage at FBC which is controlled is typically 2.1 V .
The charger has also inputs to measure the battery cell temperature. It supports using two different temperature sensors which can be placed at different locations in the battery pack. For more details on the temperature sensing circuit, refer to Application and Implementation. For biasing the temperature sense resistor networks and the internal comparator reference the voltage at the VREFT pin is used. It is turned off if the charger is disabled.
Charge current and charge termination voltage can be programmed to lower than the maximum values using the digital interface. They are also controlled and forced to lower values depending on the measured battery cell temperature. The respective values for the five different temperature regions can be programmed in the charge control registers (CG_CTRLx) using the digital interface. Default settings for temperature thresholds and the respective fast-charge current and charge termination voltages are defined according to JEITA recommendations

## Feature Description (continued)

for multicell battery packs. The definitions for the thresholds and temperature zones are shown in Figure 38. Figure 38 also shows the default values for temperature thresholds, charge current and charge termination voltage, which are programmed in TPS65090A. The optional values which can be programmed through the digital interface, can be found in Electrical Characteristics. The actual temperature zones the charger operates in, can be read out from the charge status register CG_STATUS1.


Figure 38. JEITA Charging Profile
If the adapter current measured with a sense resistor between the pins ACN and ACP exceeds its programmed value or the adapter voltage measured at VACS drops below a certain level (typically 7 V , see Electrical Characteristics) the charge current is reduced automatically to avoid an overload condition of the AC adapter and an undervoltage condition for the system. The charge current is also reduced if the charger temperature measured in the IC is exceeding $100^{\circ} \mathrm{C}$.
The charger indicates its current status of operation in two ways. One is the STAT output pin which can be used to drive an LED. The STAT pin can have three different states as described in Table 1. To get details about the current state of charging the charging status register CG_STATUS1 can be read.

Table 1. Charger Status Pin STAT

| CHARGING STATE | STAT PIN STATE |
| :---: | :---: |
| Charging complete <br> Sleep mode <br> Charging disabled | HIGH |
| Charging in progress (including recharging) | LOW |
| Charging suspended <br> No battery detected <br> Safety timer fault (precharge, fast-charge) | Blinking with 0.5 Hz |

A status change from charging suspended to charging active and back sets the interrupt CGACT and charging completed sets the interrupt CGCPL. Both interrupts can be masked. If not masked, they will trigger IRQ pin to go low when they are set.

### 7.3.5 DC-DC Converters

The built in DC-DC converters are completely integrated except the required passive components. To maintain high efficiency, they are implemented as synchronous step-down converters. At medium and heavy loads they are operating in a PWM mode. As soon as the inductor current gets discontinuous, which means that the output current gets lower than half of the inductor ripple current the converters enter Power Save Mode. In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

All DC-DC converters can be enabled using their ENx pins. If they should be enabled using the digital interface the enable pin function can be masked in the DCDCx_CTRL register. If masked enable only works by writing a 1 to the EN bit in the DCDCx_CTRL register.

As soon as the output voltage reaches $80 \%$ of the input voltage, the power good register bit for this converter is set to 1 . If the output voltage drops below this threshold the power good bit is set back to 0 .
The start-up of the converter is controlled by an internal soft-start to make sure the output voltage is built up smoothly and the inrush current during start-up is kept at minimum.
All converters are current limited. The current limit is controlling the maximum output current. If the current limit is controlling the converter its respective OLDCDCx interrupt bits are set to 1. The OLDCDCx interrupt bits can be masked. If not masked, they will trigger IRQ pin to go low when they are set.
To make sure that the output voltage of the DC-DC converters is decreasing fast to a safe low value a built in output auto-discharge function can be enabled using the ADENDCDC bit in the respective DCDCx_CTRL register. If enabled, the output capacitors are actively discharged as soon as the converter is disabled. While the converter is enabled, its output discharge circuit is off to save power.

### 7.3.6 Load Switches

Load switches are turned on using the digital control interface by writing 1 in the ENFETx bit of their load switch control register FETx_CTRL. They cannot be enabled before DCDC1 and DCDC2 have been started and their output voltage is above their power good level. If DCDC1 or DCDC2 will be disabled, load switches will be immediately disabled as well and enabled if both DC-DC converters are enabled again.
After being turned on, the output voltage of the load switch is ramped up with a controlled slope ( $<1 \mathrm{~V} / \mu \mathrm{s}$ ) . The current limit is active during that time and does not allow the current to overshoot. This means the slope can be slower if controlled by the current limit.
After being turned on, a timer is started. If the timer terminates, the output voltage must have reached the input voltage. Otherwise, the load switch is turned off again expecting an overload condition. The minimum value of the timer is $200 \mu \mathrm{~s}$. This timer is used as well if the load switch control limits the current. The timer can be extended through the digital control interface using 4 steps (max factor 16 up to 3 ms ). If the load switch has been turned off by this safety timer, the load switch can only been turned on again by reprogramming its ENFETx bit to 1 again.
As soon as the output voltage reaches $80 \%$ of the input voltage, the power good register bit for this load switch is set to 1 . If the output voltage drops below this threshold, the power good bit is set back to 0 .
All load switches are current limited. The current limit is regulating the maximum output current. A temperature sensor can trigger the turnoff of the load switch as well. If the current limit is controlling the switch, their respective OLFETx interrupt bits are set to 1 . The OLFETx interrupt bits can be masked. If not masked, they will trigger IRQ pin to go low when they are set.
To make sure that a voltage on the output of FET2 is not supplying its input while turned off, it is reverse-current protected. This feature is only available at FET2 to support controlling circuit blocks which can get power from an external source while the system is turned off, like HDMI.

To make sure that the output voltage of the load switches is decreasing fast to a safe low value, a built-in output auto-discharge function can be enabled using the ADENFETx bit in the respective FETx_CTRL register. If enabled, the output capacitors are actively discharged as soon as the load switch is disabled. While the load switch is enabled, its output discharge circuit is off to save power.

### 7.3.7 ADC

Analog-to-digital conversion is controlled according to the flow chart shown in Figure 39. After enabling the ADC, the channel which should be measured must be defined in the ADC control register. Analog-to-digital conversion is started by writing the start command in the ADC register. As soon as conversion is finished, ADEOC is set to 1 and the data is available in the ADOUT registers.


Figure 39. Analog-to-Digital Conversion

### 7.3.8 Protection

The device has 2 built-in undervoltage detectors. If the system voltage is not high enough to safely operate the DC-DC converters, they are shut down with the higher undervoltage threshold which also sets VSYSG high as soon as the system voltage has increased above this threshold. In this condition, the LDOs are still on to supply the internal control circuitry. If the system voltage further decreases and hits the second lower undervoltage threshold, the LDOs are turned off as well and the internal control circuit is disabled. The control circuit is reset and restarted if the supply voltage increases above the lower undervoltage threshold.

The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see Electrical Characteristics), the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the overtemperature threshold.

### 7.3.9 Interrupts

The device monitors several internal states of power path, charger, DC-DC converters, and load switches. If any of those states changes, an interrupt can be asserted. By default, all states are masked, so any state which should generate an interrupt must be unmasked. If an unmasked state changes, it will generate an interrupt, which means the output impedance of the IRQ pin will go low, and if properly connected, the voltage will go low. What has caused the interrupt can be read out from the interrupt status registers IRQ1 and IRQ2. The interrupt will be cleared by writing a zero to the IRQ bit in the interrupt status register IRQ1. The content of the status registers are refreshed only after an interrupt has occurred.

### 7.4 Device Functional Modes

The TPS65090A is designed with two LDOs that have a fixed voltage and are 'always on'. It is also designed with two fixed-voltage converters. Using external feedback resistors, a third DC-DC converter can be programmed to any voltage within the range of 1 V to 5 V . The devices also has seven load switches (one system voltage switch, one $5-\mathrm{V}$ switch, and five $3.3-\mathrm{V}$ switches) that can be connected as needed by the end application.

### 7.5 Programming

### 7.5.1 $\quad I^{2} \mathrm{C}$ Interface

$1^{2} \mathrm{C}$ is a 2 -wire serial interface developed by NXP (formerly Philips Semiconductor) (see $\mathrm{I}^{2} \mathrm{C}$-Bus Specification and user manual, Rev 4, 13 February 2012). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the $I^{2} \mathrm{C}$ compatible devices connect to the $I^{2} \mathrm{C}$ bus through open-drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.
TPS6509x works as a slave and supports the following data transfer modes, as defined in the $1^{2} \mathrm{C}$-Bus Specification: standard mode ( 100 kbps ), fast-mode ( 400 kbps ), and high-speed mode (up to 3.4 Mbps in write mode). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents are loaded when voltage is applied to TPS6509x higher than the UVLO threshold. The $I^{2} \mathrm{C}$ interface is running from an internal oscillator that is automatically enabled when there is an access to the interface.
The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as $\mathrm{H} / \mathrm{S}$-mode.
The TPS6509x supports 7-bit addressing; 10-bit addressing and general call address are not supported. The default device address is set to 1001000 . The 2 LSB bits of the address are factory programmable. Contact TI about availability of different default device addresses.
All registers are set to their default value when the supply voltage is below the UVLO threshold.

### 7.5.1.1 F/S-Mode Protocol

The master initiates data transfer by generating a START condition. The START condition is when a high-to-low transition occurs on the SDA line while SCL is high, see Figure 40 . All ${ }^{2} \mathrm{C}$-compatible devices should recognize a START condition.

## Programming (continued)

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, see Figure 41. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge, see Figure 42, by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that the communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W bit $=0$ ) or receive data from the slave ( $\mathrm{R} / \mathrm{W}$ bit = 1). In either case, the receiver must acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9 -bit valid data sequences consisting of 8 -bit data and 1-bit acknowledge can continue as long as necessary.
To signal the end of the data transfer, the master generates a STOP condition by pulling the SDA line from low to high while the SCL line is high, see Figure 40. This releases the bus and stops the communication link with the addressed slave. All ${ }^{2} \mathrm{C}$ compatible devices must recognize the STOP condition. Upon the receipt of a STOP condition, all devices know that the bus is released, and they wait for a START condition followed by a matching address
Attempting to read data from register addresses not listed in this section results in FFh being read out.

### 7.5.1.2 H/S-Mode Protocol

When the bus is idle, both SDA and SCL lines are pulled high by the pullup devices.
The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps . No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.

The master then generates a repeated START condition (a repeated START condition has the same timing as the START condition). After this repeated START condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A STOP condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a STOP condition, repeated START conditions are used to secure the bus in HS-mode.
Trying to read data from register addresses not listed in this section results in FFh being read out.


Figure 40. START and STOP Conditions


Figure 41. Bit Transfer on the $I^{2} \mathrm{C}$-Bus

TPS65090
www.ti.com

## Programming (continued)



Figure 42. Acknowledge on the $\mathrm{I}^{2} \mathrm{C}$-Bus


Figure 43. Bus Protocol


NOTE: SLAVE=This Device
Figure 44. ${ }^{2} \mathbf{C}$ Interface WRITE to in $\mathrm{F} / \mathrm{S}$ Mode

## Programming (continued)



Figure 45. $\mathrm{I}^{2} \mathrm{C}$ Interface READ from in $\mathrm{F} / \mathrm{S}$ Mode

### 7.6 Register Maps

Table 2. IRQ1 Register Address: 0x00

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OLDCDC2 | OLDCDC1 | CGCPL | CGACT | VBATG | VSYSG | VACG | IRQ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r | r | r | r | r | r | r | r/w |
| OLDCDC2 | Overload on DCDC2, IRQ on change to 1, cleared on interrupt clear <br> 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLDCDC1 | Overload on DCDC1, IRQ on change to 1, cleared on interrupt clear <br> 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| CGCPL | Charging completed, IRQ on change to 1, cleared on interrupt clear <br> 0 : charging not completed <br> 1 : charging completed |  |  |  |  |  |  |
| CGACT | Charging status, interrupt on change <br> 0 : charging suspended <br> 1: charging active |  |  |  |  |  |  |
| VBATG | VBAT status, interrupt on change <br> 0 : VBAT not available <br> 1: VBAT available and useable |  |  |  |  |  |  |
| VSYSG | VSYS status, interrupt on change <br> 0 : VSYS not available <br> 1: VSYS available and useable |  |  |  |  |  |  |
| VACG | VAC status, interrupt on change <br> 0 : VAC not available <br> 1: VAC available and useable |  |  |  |  |  |  |
| IRQ | Interrupt <br> 0: interrupt cleared <br> 1: interrupt asserted |  |  |  |  |  |  |

Table 3. IRQ2 Register Address: 0x01

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OLFET7 | OLFET6 | OLFET5 | OLFET4 | OLFET3 | OLFET2 | OLFET1 | OLDCDC3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r | $r$ | r | r | r | r | r | r |
| OLFET7 | Overload on FET7, IRQ on change to 1, cleared on interrupt clear 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLFET6 | Overload on FET6, IRQ on change to 1, cleared on interrupt clear <br> 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLFET5 | Overload on FET5, IRQ on change to 1, cleared on interrupt clear 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLFET4 | Overload on FET4, IRQ on change to 1, cleared on interrupt clear 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLFET3 | Overload on FET3, IRQ on change to 1, cleared on interrupt clear 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLFET2 | Overload on FET2, IRQ on change to 1, cleared on interrupt clear 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLFET1 | Overload on FET1, IRQ on change to 1, cleared on interrupt clear 0 : normal operation <br> 1: overload |  |  |  |  |  |  |
| OLDCDC3 | Overload on DCDC3, IRQ on change to 1, cleared on interrupt clear 0 : normal operation <br> 1: overload |  |  |  |  |  |  |

Table 4. IRQ1MASK Register Address: 0x02

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OLDCDC2MASK | OLDCDC1MASK | CGCPLMASK | CGACTMASK | VBATGMASK | VSYSGMASK | VACGMASK | reserved |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r |
| OLDCDC2MASK | Enable overload on DCDC2 interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| OLDCDC1MASK | Enable overload on DCDC1 interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| CGCPLMASK | Enable charging completed status interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| CGACTMASK | Enable charging status interrupt <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| VBATGMASK | Enable VBAT status interrupt <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| VSYSGMASK | Enable VSYS status interrupt <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| VACGMASK | Enable VAC status interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| reserved |  |  |  |  |  |  |  |

Table 5. IRQ2MASK Register Address: 0x03

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OLFET7MASK | OLFET6MASK | OLFET5MASK | OLFET4MASK | OLFET3MASK | OLFET2MASK | OLFET1MASK | OLDCDC3MASK |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| OLFET7MASK | Enable overload on FET7 interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| OLFET6MASK | Enable overload on FET6 interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| OLFET5MASK | Enable overload on FET5 interrupt <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| OLFET4MASK | Enable overload on FET4 interrupt 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| OLFET3MASK | Enable overload on FET3 interrupt 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| OLFET2MASK | Enable overload on FET2 interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| OLFET1MASK | Enable overload on FET1 interrupt <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| OLDCDC3MASK | Enable overload on DCDC3 interrupt 0: disabled <br> 1: enabled |  |  |  |  |  |  |

TPS65090
www.ti.com
SLVSBO6B -JANUARY 2013-REVISED JULY 2015
Table 6. CG_CTRLO Register Address: 0x04

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | IBATSET | IACSET | FASTTIME[2] | FASTTIME[1] | FASTTIME[0] | ENCMASK | ENC |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| reserved |  |  |  |  |  |  |  |
| IBATSET | Maximum battery discharge current <br> 0: 100\% of programmed current <br> 1: $90 \%$ of programmed current |  |  |  |  |  |  |
| IACSET | Maximum adapter current <br> $0: 100 \%$ of programmed current <br> 1: $90 \%$ of programmed current |  |  |  |  |  |  |
| FASTTIME[2:0] | Fast-charge safety timer 000: 2 hrs <br> 001: 3 hrs <br> 010: 4 hrs <br> 011: 5 hrs <br> 100: 6 hrs <br> 101: 7 hrs <br> 110: 8 hrs <br> 111: 10 hrs |  |  |  |  |  |  |
| ENCMASK | Enable external charge enable pin <br> 0 : external control off <br> 1: external control on |  |  |  |  |  |  |
| ENC | Enable charger <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |

Table 7. CG_CTRL1 Register Address: 0x05

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1_SET[2] | T1_SET[1] | T1_SET[0] | T01_VSET[1] | T01_VSET[0] | T01_ISET[2] | T01_ISET[1] | T01_ISET[0] |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| T1_SET[2:0] | Temperature threshold for T1 000: $-10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 001: $0^{\circ} \mathrm{C}$ (for a default NTC resistor network) 010: $10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 011: $15^{\circ} \mathrm{C}$ (for a default NTC resistor network) 100: $40^{\circ} \mathrm{C}$ (for a default NTC resistor network) 101: $45^{\circ} \mathrm{C}$ (for a default NTC resistor network) 110: $50^{\circ} \mathrm{C}$ (for a default NTC resistor network) 111: $60^{\circ} \mathrm{C}$ (for a default NTC resistor network) |  |  |  |  |  |  |
| T01_VSET[1:0] | Charge termination feedback voltage for T01 temperature range$\begin{aligned} & 00: 2.0 \mathrm{~V} \\ & 01: 2.05 \mathrm{~V} \\ & 10: 2.075 \mathrm{~V} \\ & 11: 2.1 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |
| T01_ISET[2:0] | Maximum fast charge current for T01 temperature range 000: 0\% of resistor programmed current 001: $25 \%$ of resistor programmed current 010: $37.5 \%$ of resistor programmed current 011: $50 \%$ of resistor programmed current 100: $62.5 \%$ of resistor programmed current 101: 75\% of resistor programmed current 110: $87.5 \%$ of resistor programmed current 111: $100 \%$ of resistor programmed current |  |  |  |  |  |  |

Table 8. CG_CTRL2 Register Address: 0x06

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T2_SET[2] | T2_SET[1] | T2_SET[0] | T12_VSET[1] | T12_VSET[0] | T12_ISET[2] | T12_ISET[1] | T12_ISET[0] |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| T2_SET[2:0] | Temperature threshold for T2 000: $-10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 001: $0^{\circ} \mathrm{C}$ (for a default NTC resistor network) 010: $10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 011: $15^{\circ} \mathrm{C}$ (for a default NTC resistor network) 100: $40^{\circ} \mathrm{C}$ (for a default NTC resistor network) 101: $45^{\circ} \mathrm{C}$ (for a default NTC resistor network) 110: $50^{\circ} \mathrm{C}$ (for a default NTC resistor network) 111: $60^{\circ} \mathrm{C}$ (for a default NTC resistor network) |  |  |  |  |  |  |
| T12_VSET[1:0] | Charge termination feedback voltage for T12 temperature range$\begin{aligned} & 00: 2.0 \mathrm{~V} \\ & 01: 2.05 \mathrm{~V} \\ & 10: 2.075 \mathrm{~V} \\ & 11: 2.1 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |
| T12_ISET[2:0] | Maximum fast charge current for T12 temperature range 000: 0\% of resistor programmed current 001: $25 \%$ of resistor programmed current 010: 37.5\% of resistor programmed current 011: $50 \%$ of resistor programmed current 100: 62.5\% of resistor programmed current 101: 75\% of resistor programmed current 110: 87.5\% of resistor programmed current 111: $100 \%$ of resistor programmed current |  |  |  |  |  |  |

Table 9. CG_CTRL3 Register Address: 0x07

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T3_SET[2] | T3_SET[1] | T3_SET[0] | T23_VSET[1] | T23_VSET[0] | T23_ISET[2] | T23_ISET[1] | T23_ISET[0] |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| T3_SET[2:0] | Temperature threshold for T3 000: $-10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 001: $0^{\circ} \mathrm{C}$ (for a default NTC resistor network) 010: $10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 011: $15^{\circ} \mathrm{C}$ (for a default NTC resistor network) 100: $40^{\circ} \mathrm{C}$ (for a default NTC resistor network) 101: $45^{\circ} \mathrm{C}$ (for a default NTC resistor network) 110: $50^{\circ} \mathrm{C}$ (for a default NTC resistor network) 111: $60^{\circ} \mathrm{C}$ (for a default NTC resistor network) |  |  |  |  |  |  |
| T23_VSET[1:0] | Charge termination feedback voltage for T23 temperature range$\begin{aligned} & 00: 2.0 \mathrm{~V} \\ & 01: 2.05 \mathrm{~V} \\ & 10: 2.075 \mathrm{~V} \\ & 11: 2.1 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |
| T23_ISET[2:0] | Maximum fast charge current for T23 temperature range 000: 0\% of resistor programmed current 001: 25\% of resistor programmed current 010: 37.5\% of resistor programmed current 011: $50 \%$ of resistor programmed current 100: 62.5\% of resistor programmed current 101: 75\% of resistor programmed current 110: 87.5\% of resistor programmed current 111: $100 \%$ of resistor programmed current |  |  |  |  |  |  |

Table 10. CG_CTRL4 Register Address: 0x08

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T4_SET[2] | T4_SET[1] | T4_SET[0] | T34_VSET[1] | T34_VSET[0] | T34_ISET[2] | T34_ISET[1] | T34_ISET[0] |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| T4_SET[2:0] | Temperature threshold for T4 000: $-10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 001: $0^{\circ} \mathrm{C}$ (for a default NTC resistor network) 010: $10^{\circ} \mathrm{C}$ (for a default NTC resistor network) 011: $15^{\circ} \mathrm{C}$ (for a default NTC resistor network) 100: $40^{\circ} \mathrm{C}$ (for a default NTC resistor network) 101: $45^{\circ} \mathrm{C}$ (for a default NTC resistor network) 110: $50^{\circ} \mathrm{C}$ (for a default NTC resistor network) 111: $60^{\circ} \mathrm{C}$ (for a default NTC resistor network) |  |  |  |  |  |  |
| T34_VSET[1:0] | Charge termination feedback voltage for T34 temperature range$\begin{aligned} & 00: 2.0 \mathrm{~V} \\ & 01: 2.05 \mathrm{~V} \\ & 10: 2.075 \mathrm{~V} \\ & 11: 2.1 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |
| T34_ISET[2:0] | Maximum fast charge current for T34 temperature range 000: 0\% of resistor programmed current 001: $25 \%$ of resistor programmed current 010: 37.5\% of resistor programmed current 011: 50\% of resistor programmed current 100: 62.5\% of resistor programmed current 101: 75\% of resistor programmed current 110: 87.5\% of resistor programmed current 111: $100 \%$ of resistor programmed current |  |  |  |  |  |  |

Table 11. CG_CTRL5 Register Address: $0 \times 09$

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | ENRECG | NOITERM | T40_VSET[1] | T40_VSET[0] | T40_ISET[2] | T40_ISET[1] | T40_ISET[0] |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| r | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| reserved |  |  |  |  |  |  |  |
| ENRECG | Enable of automatic recharge based on battery voltage detected <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| NOITERM | Disable charging termination based on low charge current detected 0 : charging stops when low charge current is detected <br> 1: charging continues when low charge current is detected |  |  |  |  |  |  |
| T40_VSET[1:0] | Charge termination feedback voltage for T40 temperature range$\begin{aligned} & 00: 2.0 \mathrm{~V} \\ & 01: 2.05 \mathrm{~V} \\ & 10: 2.075 \mathrm{~V} \\ & 11: 2.1 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |
| T40_ISET[2:0] | Maximum fast charge current for T40 temperature range 000: 0\% of resistor programmed current 001: $25 \%$ of resistor programmed current 010: 37.5\% of resistor programmed current 011: $50 \%$ of resistor programmed current 100: 62.5\% of resistor programmed current 101: 75\% of resistor programmed current 110: 87.5\% of resistor programmed current 111: $100 \%$ of resistor programmed current |  |  |  |  |  |  |

Table 12. CG_STATUS1 Register Address: 0x0A

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATECG[3] | STATECG[2] | STATECG[1] | STATECG[0] | TOC[1] | TOC[0] | OCC | OTC |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r | r | r | r | r | r | r | r |
| STATECG[3:0] | Charger status indication: <br> 0000: not used <br> 0001: not used <br> 0010: charger idle <br> 0011: battery detection <br> 0100: battery detection <br> 0101: charging in precharge <br> 0110: charging in fast-charge <br> 0111: not used <br> 1000: not used <br> 1001: not used <br> 1010: charging completed <br> 1011: not used <br> 1100: not used <br> 1101: battery detection, wait for start charging <br> 1110: not used <br> 1111: not used |  |  |  |  |  |  |
| TOC[1:0] | Charger time-out indication 00: no time-out <br> 01: precharge time-out <br> 10: fast-charge time-out <br> 11: no time-out |  |  |  |  |  |  |
| OCC | Overcurrent charger <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTC | Overtemperature charger <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |

Table 13. CG_STATUS2 Register Address: 0x0B

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | reserved | TS2_ZONE[2] | TS2_ZONE[1] | TS2_ZONE[0] | TS1_ZONE[2] | TS1_ZONE[1] | TS1_ZONE[0] |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r | r | r | r | r | r | r | r |
| reserved[1:0] |  |  |  |  |  |  |  |
| TS2_ZONE[2:0] | Temperature 000: temperat 001: temperat 010: temperat 011: temperat 100: temperatu 101: not used 110: not used 111: not used | ading for TS2 <br> 01 <br> e 12 <br> 23 <br> e 34 <br> e 40 |  |  |  |  |  |
| TS1_ZONE[2:0] | Temperature 000: temperat 001: temperat 010: temperat 011: temperat 100: temperat 101: not used 110: not used 111: not used | ading for TS1 <br> 01 <br> e 12 <br> 23 <br> 34 <br> e 40 |  |  |  |  |  |

TPS65090
www.ti.com
SLVSBO6B -JANUARY 2013-REVISED JULY 2015
Table 14. DCDC1_CTRL Register Address: 0x0C

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | OC | OT | PG | ADENDCDC | reserved | ENMASK | EN |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| r | r | r | r | r/w | r | r/w | r/w |
| reserved |  |  |  |  |  |  |  |
| OC | Overcurrent DCDC1 <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OT | Overtemperature DCDC1 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PG | Power good of DCDC1 status <br> 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| ADENDCDC | Enable output auto-discharge of DCDC1 <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| reserved |  |  |  |  |  |  |  |
| ENMASK | Enable external DCDC1 enable pin <br> 0 : external control off <br> 1: external control on |  |  |  |  |  |  |
| EN | Enable DCDC1 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 15. DCDC2_CTRL Register Address: 0x0D


Table 16. DCDC3_CTRL Register Address: 0x0E

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | OC | OT | PG | ADENDCDC | reserved | ENMASK | EN |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| r | r | r | r | r/w | r | r/w | r/w |
| reserved |  |  |  |  |  |  |  |
| OC | Overcurrent DCDC3 <br> 0: no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OT | Overtemperature DCDC3 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PG | Power good of DCDC3 status <br> 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| ADENDCDC | Enable output auto-discharge of DCDC3 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| reserved |  |  |  |  |  |  |  |
| ENMASK | Enable external DCDC3 enable pin <br> 0 : external control off <br> 1: external control on |  |  |  |  |  |  |
| EN | Enable DCDC3 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 17. FET1_CTRL Register Address: 0x0F

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOFET1 | OCFET1 | OTFET1 | PGFET1 | WTFET1[1] | WTFET1[0] | ADENFET1 | ENFET1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | r | r | r | r/w | r/w | r/w | r/w |
| TOFET1 | Time-out FET1, start-up, overload 0 : no time-out detected <br> 1: time-out detected |  |  |  |  |  |  |
| OCFET1 | Overcurrent FET1 <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTFET1 | Overtemperature FET1 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PGFET1 | Power good of FET1 status 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| WTFET1[1:0] | Wait time for current limited time-out of FET1 00: 200- $\mu \mathrm{s}$ minimum wait time 01: $800-\mu \mathrm{s}$ minimum wait time 10: $1600-\mu \mathrm{s}$ minimum wait time 11: $3200-\mu \mathrm{s}$ minimum wait time |  |  |  |  |  |  |
| ADENFET1 | Enable output auto-discharge of FET1 <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| ENFET1 | Enable FET1 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 18. FET2_CTRL Register Address: 0x10

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOFET2 | OCFET2 | OTFET2 | PGFET2 | WTFET2[1] | WTFET2[0] | ADENFET2 | ENFET2 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | r | r | r | r/w | r/w | r/w | r/w |
| TOFET2 | Time-out FET2, start-up, overload 0 : no time-out detected <br> 1: time-out detected |  |  |  |  |  |  |
| OCFET2 | Overcurrent FET2 <br> 0: no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTFET2 | Overtemperature FET2 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PGFET2 | Power good of FET2 status <br> 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| WTFET2[1:0] | Wait time for current limited time-out of FET2 00: 200- $\mu$ s minimum wait time <br> 01: $800-\mu \mathrm{s}$ minimum wait time <br> 10: $1600-\mu \mathrm{s}$ minimum wait time <br> 11: 3200- $\mu \mathrm{s}$ minimum wait time |  |  |  |  |  |  |
| ADENFET2 | Enable output auto-discharge of FET2 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| ENFET2 | Enable FET2 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 19. FET3_CTRL Register Address: 0x11

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOFET3 | OCFET3 | OTFET3 | PGFET3 | WTFET3[1] | WTFET3[0] | ADENFET3 | ENFET3 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | r | r | r | r/w | r/w | r/w | r/w |
| TOFET3 | Time-out FET3, start-up, overload 0: no time-out detected <br> 1: time-out detected |  |  |  |  |  |  |
| OCFET3 | Overcurrent FET3 <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTFET3 | Overtemperature FET3 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PGFET3 | Power good of FET3 status 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| WTFET3[1:0] | Wait time for current limited time-out of FET3 00: 200- $\mu \mathrm{s}$ minimum wait time 01: $800-\mu \mathrm{s}$ minimum wait time 10: $1600-\mu \mathrm{s}$ minimum wait time 11: $3200-\mu \mathrm{s}$ minimum wait time |  |  |  |  |  |  |
| ADENFET3 | Enable output auto-discharge of FET3 <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| ENFET3 | Enable FET3 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 20. FET4_CTRL Register Address: 0x12

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOFET4 | OCFET4 | OTFET4 | PGFET4 | WTFET4[1] | WTFET4[0] | ADENFET4 | ENFET4 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | r | r | r | r/w | r/w | r/w | r/w |
| TOFET4 | Time-out FET4, start-up, overload 0 : no time-out detected <br> 1: time-out detected |  |  |  |  |  |  |
| OCFET4 | Overcurrent FET4 <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTFET4 | Overtemperature FET4 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PGFET4 | Power good of FET4 status <br> 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| WTFET4[1:0] | Wait time for current limited time-out of FET4 $00: 200-\mu \mathrm{s}$ minimum wait time 01: $800-\mu \mathrm{s}$ minimum wait time 10: $1600-\mu \mathrm{s}$ minimum wait time 11: $3200-\mu \mathrm{s}$ minimum wait time |  |  |  |  |  |  |
| ADENFET4 | Enable output auto-discharge of FET4 <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |
| ENFET4 | Enable FET4 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 21. FET5_CTRL Register Address: 0x13

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOFET5 | OCFET5 | OTFET5 | PGFET5 | WTFET5[1] | WTFET5[0] | ADENFET5 | ENFET5 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | $r$ | r | r | r/w | r/w | r/w | r/w |
| TOFET5 | Time-out FET5, start-up, overload <br> 0 : no time-out detected <br> 1: time-out detected |  |  |  |  |  |  |
| OCFET5 | Overcurrent FET5 <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTFET5 | Overtemperature FET5 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PGFET5 | Power good of FET5 status <br> 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| WTFET5[1:0] | Wait time for current limited time-out of FET5 00: $200-\mu \mathrm{s}$ minimum wait time <br> 01: $800-\mu \mathrm{s}$ minimum wait time <br> 10: $1600-\mu \mathrm{s}$ minimum wait time <br> 11: $3200-\mu \mathrm{s}$ minimum wait time |  |  |  |  |  |  |
| ADENFET5 | Enable output auto-discharge of FET5 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| ENFET5 | Enable FET5 <br> 0: disabled <br> 1: enabled |  |  |  |  |  |  |

Table 22. FET6_CTRL Register Address: 0x14

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOFET6 | OCFET6 | OTFET6 | PGFET6 | WTFET6[1] | WTFET6[0] | ADENFET6 | ENFET6 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | r | r | r | r/w | r/w | r/w | r/w |
| TOFET6 | Time-out FET6, start-up, overload 0: no time-out detected <br> 1: time-out detected |  |  |  |  |  |  |
| OCFET6 | Overcurrent FET6 <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTFET6 | Overtemperature FET6 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PGFET6 | Power good of FET6 status <br> 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| WTFET6[1:0] | Wait time for current limited time-out of FET6 00: $200-\mu \mathrm{s}$ minimum wait time <br> 01: $800-\mu \mathrm{s}$ minimum wait time <br> 10: $1600-\mu \mathrm{s}$ minimum wait time <br> 11: $3200-\mu \mathrm{s}$ minimum wait time |  |  |  |  |  |  |
| ADENFET6 | Enable output auto-discharge of FET6 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| ENFET6 | Enable FET6 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 23. FET7_CTRL Register Address: 0x15

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOFET7 | OCFET7 | OTFET7 | PGFET7 | WTFET7[1] | WTFET7[0] | ADENFET7 | ENFET7 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| r | r | r | r | r/w | r/w | r/w | r/w |
| TOFET7 | Time-out FET7, start-up, overload 0: no time-out detected <br> 1: time-out detected |  |  |  |  |  |  |
| OCFET7 | Overcurrent FET7 <br> 0 : no overcurrent detected <br> 1: overcurrent detected |  |  |  |  |  |  |
| OTFET7 | Overtemperature FET7 <br> 0 : no overtermperature detected <br> 1: overtemperature detected |  |  |  |  |  |  |
| PGFET7 | Power good of FET7 status 0 : no output voltage power good <br> 1: output voltage power good |  |  |  |  |  |  |
| WTFET7[1:0] | Wait time for current limited time-out of FET7 00: 200 us minimum wait time <br> 01: 800 us minimum wait time <br> 10: 1600 us minimum wait time <br> 11: 3200 us minimum wait time |  |  |  |  |  |  |
| ADENFET7 | Enable output auto-discharge of FET7 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| ENFET7 | Enable FET7 <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |

Table 24. AD_CTRL Register Address: 0x16

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | ADSTART | ADEOC | ENADREF | ADC[3] | ADC[2] | ADC[1] | ADC[0] |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| r | r/w | r | r/w | r/w | r/w | r/w | r/w |
| reserved |  |  |  |  |  |  |  |
| ADSTART | ADC conversion start, bit is set to 0 if conversion is completed 0 : no conversion in progress, conversion completed <br> 1: start conversion |  |  |  |  |  |  |
| ADEOC | ADC end of conversion <br> 0 : conversion not finished <br> 1: conversion finished |  |  |  |  |  |  |
| ENADREF | Enable ADC reference voltage <br> 0 : disabled <br> 1: enabled |  |  |  |  |  |  |
| ADC[3:0] | ADC input channel select 0000: VAC <br> 0001: VBAT <br> 0010: IAC <br> 0011: IBAT <br> 0100: IDCDC1 <br> 0101: IDCDC2 <br> 0110: IDCDC3 <br> 0111: IFET1 <br> 1000: IFET2 <br> 1001: IFET3 <br> 1010: IFET4 <br> 1011: IFET5 <br> 1100: IFET6 <br> 1101: IFET7 <br> 1110: not used <br> 1111: not used |  |  |  |  |  |  |

Table 25. AD_OUT1 Register Address: 0x17

| $\mathbf{B 7}$ | $\mathbf{B 6}$ | $\mathbf{B 5}$ | $\mathbf{B 4}$ | $\mathbf{B 3}$ | $\mathbf{B 2}$ | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD0 | AD0 | AD0 | AD0 | AD0 | AD0 | AD0 | AD0 |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  |
| $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ |
| ADO[7:0] |  |  |  |  |  |  |  |

Table 26. AD_OUT2 Register Address: 0x18

| $\mathbf{B 7}$ | $\mathbf{B 6}$ | $\mathbf{B 5}$ | $\mathbf{B 4}$ | $\mathbf{B 3}$ | $\mathbf{B 2}$ | $\mathbf{B 1}$ | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved | reserved | reserved | reserved | reserved | reserved | AD0 | AD0 |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  |
| $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ | $\mathbf{r}$ |  |
| reserved[5:0] |  |  |  |  |  |  |  |

Table 27. SPARE2 Register Address: 0x1B

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OTP_RELOAD | SPARE2[6] | SPARE2[5] | SPARE2[4] | SPARE2[3] | SPARE2[2] | SPARE2[1] | SPARE2[0] |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w |
| OTP_RELOAD | Register reset, bit is set to 0 after reset <br> 0 : no reset <br> 1: reset register content |  |  |  |  |  |  |
| SPARE2[6:0] | Spare user register cells |  |  |  |  |  |  |

## 8 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS65090A front-end PMU integrated circuit is intended for systems powered by a 2 - or 3 -cell Li-lon or LiPolymer battery with a typical voltage from 6 V to 17 V . Additionally, any other voltage source with a typical output voltage from 6 V to 7 V can power systems where the TPS65090A is used.

### 8.2 Typical Applications

### 8.2.1 Front-End PMU Application



Figure 46. Front-End PMU Application Diagram

### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 28 as the input parameters.
Table 28. Design Parameters

| PARAMETER | EXAMPLE VALUE |
| :---: | :---: |
| Input voltage range (VAC) | 6 V to 17 V |
| VLDO1 | 5 V (on by default) |
| VLDO2 | 3.3 V (on by default) |
| DCDC1 | 5 V (off by default) |
| DCDC2 | 3.3 V (off by default) |
| DCDC3 | 3.3 V (off by default) |

### 8.2.1.2 Detailed Design Procedure

### 8.2.1.2.1 Programming the Converter or Charger Output Voltage

Within the TPS65090A device, there are fixed and adjustable outputs. In the case where the voltage is adjustable, an external resistor divider is used to set the output voltage. The resistor divider must be connected between the output, the feedback pin and GND. When the output voltage is regulated properly, the voltage at the feedback pin will be in the range as defined in Electrical Characteristics, that is, 800 mV for DCDC3 and 2.1 V for the charger. The feedback pin typically has $0.1 \mu \mathrm{~A}$ of leakage; to meet this current requirement and maintain the feedback voltage, TI recommends setting the feedback divider current by at least a factor of ten to one-hundred times that of the pin leakage. Using the feedback voltage of 2.1 V and $10 \mu \mathrm{~A}(100 \times 0.1 \mu \mathrm{~A})$, the resistor between the feedback pin and GND can be calculated to be less than $210 \mathrm{k} \Omega$. This value for the resistor will provide sufficient current through the resistor divider at the typical feedback voltage. Selecting resistor values is a trade off between noise immunity and light load efficiency. The lower the resistor value, the higher the noise immunity; however, the more current through the resistor, the less efficient the converter is at light loads. Consider R1 is connected from the output of the inductor to the feedback pin and R2 from the feedback pin to ground. From the recommendations for R2, less than $210 \mathrm{k} \Omega$, the value of the resistor connected between the output and feedback, R1, depending on the desired output voltage $\mathrm{V}_{\text {OUT }}$, can be calculated using Equation 1.

$$
\begin{equation*}
\mathrm{R} 1=\mathrm{R} 2 \cdot\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right) \tag{1}
\end{equation*}
$$

Table 29 contains recommended values for the feedback divider for the most common output voltages.
Table 29. Feedback Resistor Values for Common Converter Output Voltages

| OUTPUT VOLTAGE | $\mathbf{1 . 2 ~ V}$ | $\mathbf{1 . 3 5 ~ V}$ | $\mathbf{1 . 8 ~ V}$ | $\mathbf{3 . 3} \mathbf{V}$ |
| :---: | :---: | :---: | :---: | :---: |
| $R 1[k \Omega]$ | 260 | 330 | 510 | 750 |
| $R 2[k \Omega]$ | 510 | 470 | 400 | 240 |

Table 30. Feedback Resistor Values for Common Charger Output Voltages

| OUTPUT VOLTAGE | 8.4 V | $\mathbf{1 2 . 6} \mathrm{~V}$ |
| :---: | :---: | :---: |
| $R 1[k \Omega]$ | 330 | 1100 |
| $R 2[k \Omega]$ | 110 | 220 |

### 8.2.1.2.2 Programming Input DPM Current and Charge Current

Maximum input DPM current and charge current are defined by the values of the sense resistors used. The sense resistor value RS can be calculated using Equation 2.

$$
\begin{equation*}
\mathrm{RS}=\frac{\mathrm{V}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{S}}} \tag{2}
\end{equation*}
$$

$\mathrm{V}_{\mathrm{S}}$ is the differential voltage at the sense input pins. For input current DPM, it is the differential voltage between ACP and ACN, and for charge current regulation, between SRP and SRN. For the differential voltage, TI recommends a maximum value of 40 mV here. More details can be found in Electrical Characteristics - Power Path Control.
$I_{S}$ is the maximum current which must be controlled. For input current DPM, it is the maximum input current where charging is still allowed, and for charge current regulation, it is the maximum charge current.

### 8.2.1.2.3 Output Filter Design (Inductor and Output Capacitor)

The external components must fulfill the needs of the application, but also the stability criteria of the devices control loop. The is optimized to work within a range of $L$ and $C$ combinations. The LC output filter inductance and capacitance must be considered together, creating a double pole, responsible for the corner frequency of the converter.

### 8.2.1.2.4 Inductor Selection

At the $L$ pins of the DC-DC converters and the charger, connecting an inductor is required.

At the DC-DC converters, TI recommends using a $2.2-\mu \mathrm{H}$ inductor with an appropriate current rating for the application. The derated inductance at high currents should not drop lower than $1 \mu \mathrm{H}$.
At the charger, TI recommends using a $2.2-\mu \mathrm{H}$ inductor for fast-charge currents of 3 A and above. For lower fast charge currents, $3.3 \mu \mathrm{H}$ can be used. The current rating of the inductor must be suitable for the maximum fastcharge current required in the application.
The inductor value affects its peak-to-peak ripple current, the PWM-to-PSM transition point, the output voltage ripple, and the efficiency. The selected inductor must be rated for its DC resistance and saturation current. The inductor ripple current decreases with higher inductance and increases with higher $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$.

To properly configure the converter, an inductor must be connected between pin $L$ the output capacitors. To estimate the inductance value, Equation 3 can be used.

$$
\begin{equation*}
L=\left(V_{I N}-V_{\text {OUT }}\right) \times 0.5 \times \frac{\mu \mathrm{S}}{\mathrm{~A}} \tag{3}
\end{equation*}
$$

In Equation 3, the minimum inductance value, $L$, is calculated. $\mathrm{V}_{\mathbb{I}}$ is the minimum input voltage. As an example, a suitable inductor for generating 1.35 V from a two-cell Li-lon battery is $2.2 \mu \mathrm{H}$.
With the chosen inductance value, the peak current for the inductor in steady state operation can be calculated. Equation 4 shows how to calculate the peak current $I_{\text {MAX }}$ in step-down mode operation.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{MAX}}=\frac{\mathrm{I}_{\mathrm{OUT}}}{0.8}+\frac{\mathrm{V}_{\mathrm{OUT}} \times\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)}{2 \times \mathrm{V}_{\text {IN }} \times \mathrm{f} \times \mathrm{L}} \tag{4}
\end{equation*}
$$

In the equation, $f$ is the minimum switching frequency, which typically is in the range of 1 MHz . $\mathrm{V}_{\mathbb{I N}}$ is the minimum input voltage. The critical current value for selecting the right inductor is the value of $I_{\text {MAX }}$. Consideration must be given to the load transients and error conditions that can cause higher inductor currents. This must be taken into consideration when selecting an appropriate inductor.
In DC-DC converter applications, the efficiency is essentially affected by the inductor AC resistance (that is, quality factor) and by the inductor DCR value. To achieve high-efficiency operation, care must be taken in selecting inductors featuring a quality factor greater than 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.
The following inductor types from different suppliers have been used with TPS65090 converters:
Table 31. List of Inductors

| VENDOR | INDUCTOR SERIES |
| :--- | :--- |
| Coilcraft | XAL4020-222, XAL5030-222 |
| Cyntec | PILE061E-2R2MS-11 |
| Toko | FDV0530-2R2M |
| Wurth Elektronik | WE 74437324022 |

### 8.2.1.2.5 Capacitor Selection

### 8.2.1.2.5.1 Input Capacitor

Because of the nature of the switching converter and charger with a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, TI recommends a ceramic capacitor of at least $10-\mu \mathrm{F}$. The voltage rating and DC bias characteristic of ceramic capacitors must be considered. The input capacitor can be increased without any limit for better input voltage filtering. TI recommends a ceramic capacitor placed as close as possible to the respective VSYS and PGND pins of the IC.

### 8.2.1.2.5.2 DC-DC Converter and Charger Bootstrap Capacitors

To make sure that the internal high side gate drivers are supplied with a stable low noise supply voltage, a capacitor must be connected between the CBx pins and the respective Lx pins.
TI recommends using a ceramic capacitor with a value of 4700 pF . The value of this capacitor should not be lower than 2200 pF or higher than $0.01 \mu \mathrm{~F}$. For testing, a $4700-\mathrm{pF}$, size $0402,6.3-\mathrm{V}$ capacitor was used.

### 8.2.1.2.5.3 DC-DC Converter and Charger Output Capacitors

TI recommends ceramic capacitors with low ESR values that provide the lowest output voltage ripple. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance overtemperature, become resistive at high frequencies.
At light load currents, the converter operates in power save mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM Mode. To achieve specified regulation performance and low output voltage ripple, the DC-bias characteristic of ceramic capacitors must be considered. The effective capacitance of ceramic capacitors drops with increasing DC - bias voltage.
For the output capacitors of the DC-DC converters and the charger, TI recommends the use of small ceramic capacitors placed as close as possible to the output pins and the respective PGND pins of the IC. If, for any reason, the application requires the use of large capacitors which cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the output pins and the respective PGND pins of the IC.

At the DC-DC converters, TI recommends the capacitance close to the IC to be close to $22 \mu \mathrm{~F}$. It should not be lower than $10 \mu \mathrm{~F}$ or higher than $47 \mu \mathrm{~F}$.
At the charger, TI recommends a $22-\mu \mathrm{F}$ capacitance.
To get an estimate of the recommended minimum output capacitance, Equation 5 can be used.

$$
\begin{equation*}
\mathrm{C}_{\text {OUT }} \geq \frac{22 \cdot \mu \mathrm{~F} \cdot \mu \mathrm{H}}{\mathrm{~L}} \tag{5}
\end{equation*}
$$

A capacitor with a value in the range of or higher than the calculated minimum should be used. This is required to maintain control loop stability.

### 8.2.1.2.5.4 LDO Output Capacitors

To achieve stable and accurate output voltage regulation of the LDO's, a small ceramic capacitor is required at their outputs. TI recommends using at least $2.2 \mu \mathrm{~F}$.

### 8.2.1.2.5.5 Load Switches Output Capacitors

The maximum expected output capacitance at the load switches is $47 \mu \mathrm{~F}$. Any lower value can be used.

### 8.2.1.2.6 Charger Battery Temperature Sensing

To measure the battery cell temperature, resistors with temperature dependent resistance (NTC) must be placed close to the cells which must be measured. The device supports using two independent measuring points with its TS1 and TS2 input pins. The temperature sense resistor and the linearizing resistor network must be the same. If only one temperature sense resistor is used, the sense resistor network must be connected to TS1 and TS2.
As a default, the internal circuit is optimized to work with a $10-\mathrm{k} \Omega$ NTC resistor with a temperature characteristic described with a B value in the range of 3450 with one resistor in parallel and one resistor in series for linearization and to define the resistor-divider connected to VREFT, TSx and AGND. A possible default example would be NTCS0805E3103FLT from Vishay in parallel with a $6.8-\mathrm{k} \Omega$ resistor and a $2.2-\mathrm{k} \Omega$ resistor in series.

### 8.2.1.2.7 Reverse Voltage Protection

To protect the design against reverse voltage at the AC adapter input, additional external components are required. The pins VAC, VACS and the input path switches are exposed to the negative voltage and need some protection.
To protect the VAC pin, TI recommends using a small signal diode between the adapter input and the VAC pin.
Protecting VACS can be done either by connecting this pin to the protected VAC with the tradeoff of losing accuracy or connecting VACS to the adapter input with a $10-\mathrm{k} \Omega$ resistor.

To make sure that the AC switches are not turned on with the reverse voltage at the AC adapter input, a small signal N-channel FET can be used to short the voltage at ACG to ACS. The source of this FET must be connected to ACS, the drain to ACG. The gate must be connected to the AC adapter input GND either direct, or if the maximum gate voltage rating does not match the maximum input voltage, with a resistor-divider between AC adapter input GND and ACS. An example for the small signal FET would be BSS138W-7-F. To protect the ACS and the ACG pin resistors with values in the range of $4.7 \mathrm{k} \Omega$ or higher between the pins and the gate and source pins of the AC FET's must be used.
An example for this additional reverse protection circuit can be found in the TPS65090EVM User's Guide, SLVU778.

### 8.2.1.2.8 AC Switches

The AC adapter protection switches are recommended as CSD17304Q3: MOSFET, NChan, $30 \mathrm{~V}, 56 \mathrm{~A}, 9.8 \mathrm{~m} \Omega$.

### 8.2.1.2.9 Battery Switches

The battery switches are recommended as CSD25401Q3: MOSFET, PChan, -20 V, $60 \mathrm{~A}, 8.7 \mathrm{~m} \Omega$.

### 8.2.1.3 Application Curves




Figure 51. Load Transient Response


Figure 52. Load Transient Response


Figure 53. Line Transient Response


Figure 55. Line Transient Response

Figure 54. Line Transient Response


Figure 56. Start-Up After Enable


Figure 57. Start-Up After Enable


Figure 59. Charger Start-Up After Enable

Figure 61. Charger Shutdown After Disable


Figure 58. Start-Up After Enable

Figure 60. Charger Soft-Start


Figure 62. Charger Continuous Current Mode Operation


Figure 63. Charger Discontinuous Current Mode Operation


Figure 64. Adapter Input Power Up and Power Down


Figure 65. Supplement Mode Operation


Figure 67. Battery Removal and Insertion


Figure 66. Input DPM Operation


Figure 68. Battery Short

### 8.2.2 DC-DC Converters



Figure 69. DC-DC Converters Circuit Drawing

Table 32. List of Components - DCDC1

| REFERENCE | DESCRIPTION | MANUFACTURER |
| :---: | :---: | :---: |
| L | $2.2 \mu \mathrm{H}, 5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 3 \mathrm{~mm}$ | XAL5030-222, Coilcraft |
| $\mathrm{C}_{\text {IN }}$ | $10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |
|  | $1 \mu \mathrm{~F}, 25 \mathrm{~V}, 0402, \mathrm{X} 7 \mathrm{R}$ ceramic | GRM155R61E105MA12, Murata |
| Cout | $4 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |
|  | $2.2 \mu \mathrm{~F} 10 \mathrm{~V}$, 0603, X7R ceramic | GRM155R61A225KE95, Murata |
| $\mathrm{C}_{\mathrm{B} 1}$ | 4700 pF, X7R ceramic |  |
| $\mathrm{R}_{\text {FB1 }}$ | Not used, FB1 is directly connected to VDCDC1 |  |
| $\mathrm{R}_{\text {FB2 }}$ | Not used |  |

Table 33. List of Components - DCDC2

| REFERENCE | DESCRIPTION | MANUFACTURER |
| :--- | :--- | :--- |
| L | $2.2 \mu \mathrm{H}, 5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 3 \mathrm{~mm}$ | XAL5030-222, Coilcraft |
| $\mathrm{C}_{\mathrm{IN}}$ | $10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |
|  | $1 \mu \mathrm{~F}, 25 \mathrm{~V}, 0402, \mathrm{X} 7 \mathrm{R}$ ceramic | GRM155R61E105MA12, Murata |
|  | $4 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |
|  | $2.2 \mu \mathrm{~F} 10 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic | GRM155R61A225KE95, Murata |
| $\mathrm{C}_{\mathrm{B} 2}$ | $4700 \mathrm{pF}, \mathrm{X7R}$ ceramic |  |
| $\mathrm{R}_{\mathrm{FB} 1}$ | Not used, FB2 is directly connected to VDCDC2 |  |
| $\mathrm{R}_{\mathrm{FB} 2}$ | Not used |  |

Table 34. List of Components - DCDC3

| REFERENCE | DESCRIPTION | MANUFACTURER | COMMENTS |
| :---: | :---: | :---: | :---: |
| L | $2.2 \mu \mathrm{H}, 5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 3 \mathrm{~mm}$ | XAL5030-222, Coilcraft |  |
| $\mathrm{C}_{\text {IN }}$ | $10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |  |
|  | $1 \mu \mathrm{~F}, 25 \mathrm{~V}, 0402, \mathrm{X} 7 \mathrm{R}$ ceramic | GRM155R61E105MA12, Murata |  |
| Cout | $4 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |  |
|  | $2.2 \mu \mathrm{~F} 10 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic | GRM155R61A225KE95, Murata |  |
| $\mathrm{C}_{\mathrm{B} 1}$ | $4700 \mathrm{pF}, \mathrm{X} 7 \mathrm{R}$ ceramic | Any |  |

Table 34. List of Components - DCDC3 (continued)

| REFERENCE | DESCRIPTION | MANUFACTURER | COMMENTS |
| :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\text {FB1 }}$ | $162 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=1 \mathrm{~V}$ |
|  | $330 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=1.35 \mathrm{~V}$ |
|  | $453 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=1.8 \mathrm{~V}$ |
|  | $590 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=3.3 \mathrm{~V}$ |
|  | $649 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=4 \mathrm{~V}$ |
|  | $787 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=5 \mathrm{~V}$ |
| $\mathrm{R}_{\text {FB2 }}$ | $649 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=1 \mathrm{~V}$ |
|  | $470 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=1.35 \mathrm{~V}$ |
|  | $365 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=1.8 \mathrm{~V}$ |
|  | $187 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=3.3 \mathrm{~V}$ |
|  | $162 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=4 \mathrm{~V}$ |
|  | $150 \mathrm{k} \Omega, 1 \%, 0402$ | Any | $\mathrm{V}_{\text {DCDC3 }}=5 \mathrm{~V}$ |

### 8.2.3 Charger



Figure 70. Charger Circuit Drawing

Table 35. List of Components - Charger

| REFERENCE | DESCRIPTION | MANUFACTURER | COMMENTS |
| :---: | :---: | :---: | :---: |
| L | $2.2 \mu \mathrm{H}, 5 \mathrm{~mm} \times 5 \mathrm{~mm} \times 3 \mathrm{~mm}$ | XAL5030-222, Coilcraft |  |
| $\mathrm{Clin}^{\text {I }}$ | $2 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |  |
|  | $1 \mu \mathrm{~F}, 25 \mathrm{~V}, 0402, \mathrm{X} 7 \mathrm{R}$ ceramic | GRM155R61E105MA12, Murata |  |
| Cout | $2 \times 10 \mu \mathrm{~F}, 25 \mathrm{~V}, 0603, \mathrm{X} 7 \mathrm{R}$ ceramic in parallel to | GRM188R61E106ME73, Murata |  |
|  | $1 \mu \mathrm{~F}, 25 \mathrm{~V}, 0402, \mathrm{X} 7 \mathrm{R}$ ceramic | GRM155R61E105MA12, Murata |  |
| $\mathrm{C}_{\mathrm{BC}}$ | $4700 \mathrm{pF}, \mathrm{X7R}$ ceramic | Any |  |
| $\mathrm{R}_{\mathrm{S}}$ | $10 \mathrm{~m} \Omega, 0.1 \%, 1206$ | Any | Maximum charge current 4 A |
| $\mathrm{R}_{\text {FB1 }}$ | 330 k , 1\%, 0402 | Any | Charge termination voltage $\mathrm{V}_{\mathrm{BAT}}=8.4$ V |
|  | $1100 \mathrm{k} \Omega, 1 \%, 0402$ | Any | Charge termination voltage $\mathrm{V}_{\mathrm{BAT}}=12.6$ V |
| $\mathrm{R}_{\text {FB2 }}$ | $110 \mathrm{k} \Omega, 1 \%, 0402$ | Any | Charge termination voltage $\mathrm{V}_{\mathrm{BAT}}=8.4$ V |
|  | $220 \mathrm{k} \Omega, 1 \%, 0402$ | Any | Charge termination voltage $\mathrm{V}_{\mathrm{BAT}}=12.6$ V |

## 9 Power Supply Recommendations

The TPS65090A device integrates a power path management system that automatically switches power to the load from either an AC adapter or from battery power. The voltage range for the AC adapter should fall within the 6 V to 17 V range. Battery power can be provided by either a dual or triple Li-Ion or Li-Polymer cell battery pack. On power up, the battery pack is connected to the load by default. However, if a valid voltage is detected on the VACS pin and the voltage on the VAC pin is higher than the battery voltage, the battery is disconnected and the AC adapter is connected to the load through the external power path switches.

## 10 Layout

### 10.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.
The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, TI recommends short traces, as well as separation from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.
A complete layout example can be found in the TPS65090EVM User's Guide (SLVU778).

### 10.2 Layout Example



Figure 71. DCDC1 Layout Example

### 10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.
Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design.
- Improving the thermal coupling of the component to the PCB by soldering the PowerPAD.
- Introducing airflow in the system.

For more details on how to use the thermal parameters in the dissipation ratings table, see the Thermal Characteristics Application Note (SZZA017) and the IC Package Thermal Metrics Application Note (SPRA953).

## 11 Device and Documentation Support

### 11.1 Device Support

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 Documentation Support

### 11.2.1 Related Documentation

For related documentation, see the following:

- Thermal Characteristics Application Note, SZZA017
- IC Package Thermal Metrics Application Note, SPRA953
- TPS65090EVM User's Guide, SLVU778


### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.
TI E2ETM Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
Design Support Tl's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | $\begin{gathered} \text { Status } \\ \hline \end{gathered}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65090ARVNR | ACTIVE | VQFN-MR | RVN | 100 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | TPS65090A | Samples |
| TPS65090ARVNT | ACTIVE | VQFN-MR | RVN | 100 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | TPS65090A | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-$ Free/Green conversion plan has not been defined
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## TAPE AND REEL INFORMATION



| *All dimensions are nominal |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 <br> $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | $\mathbf{B 0}$ <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| TPS65090ARVNR | VQFN- <br> MR | RVN | 100 | 2500 | 330.0 | 16.4 | 9.3 | 9.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TPS65090ARVNT | VQFN- <br> MR | RVN | 100 | 250 | 180.0 | 16.4 | 9.3 | 9.3 | 1.1 | 12.0 | 16.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65090ARVNR | VQFN-MR | RVN | 100 | 2500 | 367.0 | 367.0 | 38.0 |
| TPS65090ARVNT | VQFN-MR | RVN | 100 | 250 | 210.0 | 185.0 | 35.0 |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-leads (QFN) staggered multi-row package configuration.

1) Pin A1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin A1 identifiers are either a molded, marked, or metal feature.
E. The package thermal pad must be soldered to the board for thermal and mechanical performance.
F. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

RVN (S-PVQFN-N100)

## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


NOTE: All linear dimensions are in millimeters

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

## Applications

Automotive and Transportation
Communications and Telecom
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical
Security
Space, Avionics and Defense
Video and Imaging

TI E2E Community
www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
www.ti.com/space-avionics-defense
www.ti.com/video
e2e.ti.com
www.ti.com/wirelessconnectivity


[^0]:    (3) A device must internally provide a data hold time to bridge the undefined part between $\mathrm{V}_{\text {IH }}$ and $\mathrm{V}_{\text {IL }}$ of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.

