

FEATURES

- Single-Chip and Single-Supply Interface for Two IBM PC/AT Serial Ports
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- Always-Active Noninverting Receiver Output (ROUT2) Per Port
- Operates Up To 250 kbit/s
- Low Standby Current . . . 1 µA Typical
- External Capacitors . . . $4 \times 0.22 \ \mu F$
- Accepts 5-V Logic Input With 3.3-V Supply
- Allows for Flexible Power Down of Either Serial Port
- Serial-Mouse Driveability
- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)

APPLICATIONS

- Battery-Powered Systems
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

DGG OR DL PACKAGE (TOP VIEW)					
RIN5A [RIN5A] RIN4A] RIN3A] RIN2A] RIN1A] DOUT3A] DOUT3A] DOUT3A] DOUT1A] FORCEOFFA] C2+] GND] V _{CC}] FORCEOFFB] DOUT1B] DOUT2B] DOUT3B] RIN1B] RIN3B] RIN3B] RIN3B] RIN3B]	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25	ROUT5A ROUT4A ROUT2A ROUT2A ROUT2A DIN3A DIN3A DIN2A DIN1A FORCEON V- V+ C1+ C1- GND DIN1B DIN2B DIN2B DIN3B ROUT2B ROUT2B ROUT2B ROUT3B ROUT4B ROUT4B		
I					

DESCRIPTION/ORDERING INFORMATION

The TRSF23243 consists of two ports, each containing three line drivers and five line receivers, and a dual charge-pump circuit with \pm 15-kV ESD protection pin to pin (serial-port connection pins, including GND). This device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. This combination of drivers and receivers matches that needed for two typical serial ports used in an IBM PC/AT, or compatible. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, this device includes an always-active noninverting output (ROUT2) per port, which allows applications using the ring indicator to transmit data while the device is powered down. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew-rate.

T _A	PACKAC	BE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	SSOP – DL	Tube of 25	TRSF23243CDL	TRSF23243C
	330F - DL	Reel of 1000	TRSF23243CDLR	1K3F232430
	TSSOP – DGG	Reel of 2000	TRSF23243CDGGR	TRSF23243C
	SSOP – DL	Tube of 25	TRSF23243IDL	TD65020421
-40°C to 85°C	550P - DL	Reel of 1000	TRSF23243IDLR	- TRSF23243I
	TSSOP – DGG	Reel of 2000	TRSF23243IDGGR	TRSF23243I

ORDERING INFORMATION

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TRSF23243 3-V TO 5.5-V DUAL RS-232 PORT



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Flexible control options for power management are available when either or both serial ports are inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs of its respective port are disabled. If FORCEOFF is set low, both drivers and receivers (except ROUT2) are shut off, and the supply current is reduced to 1 µA. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and FORCEOFF are high and should be done when driving a serial mouse. With auto-powerdown enabled, the RS-232 port is activated automatically when a valid signal is applied to any respective receiver input. The INV output is used to notify the user if an RS-232 signal is present at any receiver input. INV is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V or has been between -0.3 V and 0.3 V for less than 30 µs. INV is low (invalid data) if all receiver input voltages are between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 5 for receiver input levels.

FUNCTION TABLES

Each Driver⁽¹⁾ (Each Port)


		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	Х	L	Х	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
н	Н	Н	Х	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
н	L	н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
н	L	н	No	Z	auto-powerdown feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

(Each Port) INPUTS OUTPUTS **RECEIVER STATUS** VALID RIN RIN1, FORCEOFF ROUT2 ROUT RIN2 RIN3-RIN5 **RS-232 LEVEL** L Х L Х L Ζ Powered off while ROUT2 is active Ζ н Х L Х н L L Н Yes L н L н Н Yes L L Normal operation with auto-powerdown н L н Yes н н disabled/enabled Н н Н Yes Н L Open Open н No L н

Each Receiver⁽¹⁾

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off),Open = input disconnected or connected driver off




TRSF23243 3-V TO 5.5-V DUAL RS-232 PORT

SLLS855-AUGUST 2007

Timing

Figure 1 shows how the two independent serial ports can be enabled or disabled. As shown by the logic states, depending on the FORCEOFF, FORCEON, and receiver input levels, either port can be powered down. Intermediate receiver input levels indicate a 0-V input. Also, it is assumed a pulldown resistor to ground is used for the receiver outputs. The INV pin goes low when its respective receiver input does not supply a valid RS-232 level. For simplicity, voltage levels, timing differences, and input/output edge rates are not shown.



- A. Ports A and B manually powered off.
- B. Port A manually powered off, port B in normal operation with auto-powerdown enabled.
- C. Port B powered off by auto-powerdown, port A in normal operation with auto-powerdown enabled.
- D. Port A in normal operation with auto-powerdown disabled, port B manually powered off.
- E. Ports A and B in normal operation with auto-powerdown disabled

Figure 1. Timing Diagram

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.3	6	V
V+	Positive-output supply voltage range ⁽²⁾		-0.3	7	V
V–	Negative-output supply voltage range ⁽²⁾		0.3	-7	V
V+ - V-	Supply voltage difference ⁽²⁾			13	V
V		Driver (FORCEOFF, FORCEON)	-0.3	6	V
VI	Input voltage range	Receiver	-25	25	V
N/		Driver	-13.2	13.2	
Vo	Output voltage range	Receiver (INV)	-0.3	V _{CC} + 0.3	V
0	Declares the surged interaction $(3)(4)$	DGG package		70	0000
θ_{JA}	Package thermal impedance ⁽³⁾⁽⁴⁾	DL package		63	°C/W
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND. (2)

(3) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

The package thermal impedance is calculated in accordance with JESD 51-7. (4)

Recommended Operating Conditions⁽¹⁾

See Figure 7

				MIN	NOM	MAX	UNIT
	Supply voltage		$V_{CC} = 3.3 V$	3	3.3	3.6	V
			$V_{CC} = 5 V$	4.5	5	5.5	v
V	Driver and control	DIN, FORCEOFF, FORCEON	$V_{CC} = 3.3 V$	2			V
V _{IH}	high-level input voltage	DIN, FORCEOFF, FORCEON	$V_{CC} = 5 V$	2.4			v
V _{IL}	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON	DIN, FORCEOFF, FORCEON			0.8	V
V	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
VI	Receiver input voltage			-25		25	v
т			TRSF23243C	0		70	°C
T _A	Operating free-air temperature		TRSF23243I	-40		85	°C

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I _I	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μA
		Auto-powerdown disabled	No load, FORCEON at V_{CC}		0.6	2	mA
loo	Supply current	Powered off	No load, FORCEOFF at GND		1	20	
ICC	(T _A = 25°C)	Auto-powerdown enabled	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	20	μA

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

DRIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7)

	-	-						
	PARAMETER	TI	EST CONDITION	NS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	GND		5	5.4		V
V _{OL}	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	GND		-5	-5.4		V
Vo	Output voltage (mouse driveability)	DIN1 = DIN2 = GND, DIN 3-k Ω to GND at DOUT3,		Γ2 = -2.5 mA	±5			V
I _{IH}	High-level input current	$V_{I} = V_{CC}$				±0.01	±1	μA
Ι _{ΙL}	Low-level input current	V _I at GND				±0.01	±1	μA
I _{OS}	Short-circuit output current ⁽³⁾	$V_{CC} = 3.6 V$	$V_0 = 0 V$			±35	±60	mA
	current	$V_{CC} = 5.5 V$	$V_0 = 0 V$					
r _o	Output resistance	V_{CC} , V+, and V– = 0 V,	$V_0 = \pm 2 V$		300	10M		Ω
	Output leakage current		$V_0 = \pm 12 V$,	V_{CC} = 3 V to 3.6 V			±25	
I _{OZ}	Output leakage current	FORGEOFF = GND,	$V_{O} = \pm 10 V$,	V_{CC} = 4.5 V to 5.5 V			±25	μA

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one (3) output should be shorted at a time.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7)

	PARAMETER	1	TEST CONDITIONS	MIN	TYP ⁽²⁾ MAX	UNIT
	Maximum data rate	$R_L = 3 k\Omega$, One DOUT switching	C _L = 1000 pF, See Figure 2	250		kbit/s
t _{sk(p)}	Pulse skew ⁽³⁾	$C_{L} = 150 \text{ pF} \text{ to } 2500 \text{ pF},$	$R_L = 3 k\Omega$ to 7 k Ω , See Figure 2		100	ns
	Slew rate,	V _{CC} = 3.3 V,	C _L = 150 pF to 1000 pF	6	30	
SR(tr)	transition region (see Figure 2)	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	C _L = 150 pF to 2500 pF	4	30	V/µs

(1) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

RECEIVER SECTION

Electrical Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
V_{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V	Positive-going input threshold voltage	V _{CC} = 3.3 V		1.6	2.4	V
V _{IT+}	Positive-going input theshold voltage	$V_{CC} = 5 V$		1.9	2.4	v
V	Negative going input threshold voltage	$V_{CC} = 3.3 V$	0.6	1.1		V
V _{IT}	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.8	1.4		v
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.5		V
I _{OZ}	Output leakage current (except ROUT2B)	FORCEOFF = 0 V		±0.05	±10	μA
r _l	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

(1) Test conditions are C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(2)

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

	PARAMETER	TE	EST CONDITIONS	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF,	See Figure 4	150	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF,	See Figure 4	150	ns
t _{en}	Output enable time	C _L = 150 pF, See Figure 5	$R_L = 3 k\Omega,$	200	ns
t _{dis}	Output disable time	C _L = 150 pF, See Figure 5	$R_L = 3 k\Omega,$	200	ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 4		50	ns

(1) Test conditions are C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (3) Pulse skew is defined as |t_{PLH} - t_{PHL}| of each channel of the same device.

SLLS855-AUGUST 2007

AUTO-POWERDOWN SECTION

Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST (TEST CONDITIONS			UNIT
V _{T+(valid)}	Receiver input threshold for INV high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$		2.7	V
V _{T(valid)}	Receiver input threshold for INV high-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-2.7		V
V _{T(invalid)}	Receiver input threshold for INV low-level output voltage	FORCEON = GND,	$\overline{FORCEOFF} = V_{CC}$	-0.3	0.3	V
V _{OH}	INV high-level output voltage	$I_{OH} = -1 \text{ mA},$ FORCEOFF = V _{CC}	FORCEON = GND,	V _{CC} - 0.6		V
V _{OL}	INV low-level output voltage	$I_{OL} = 1.6 \text{ mA},$ FORCEOFF = V _{CC}	FORCEON = GND,		0.4	V


Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TYP ⁽¹⁾	UNIT
t _{valid}	Propagation delay time, low- to high-level output	1	μs
t _{invalid}	Propagation delay time, high- to low-level output	30	μs
t _{en}	Supply enable time	100	μs


(1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25 ^{\circ}C.

PARAMETER MEASUREMENT INFORMATION




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbits/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 2. Driver Slew Rate




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbits/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le$ 10 ns, $t_f \le$ 10 ns.





- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbits/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 4. Receiver Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION (continued)


Texas

STRUMENTS www.ti.com

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbits/s, Z_0 = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.
- $C. \quad t_{PLZ} \text{ and } t_{PHZ} \text{ are the same as } t_{dis}.$
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 5. Receiver Enable and Disable Times

PARAMETER MEASUREMENT INFORMATION (continued)




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbits/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 6. INV Propagation Delay Times and Supply Enabling Times

TRSF23243 3-V TO 5.5-V DUAL RS-232 PORT

SLLS855-AUGUST 2007

APPLICATION INFORMATION



V_{CC} vs CAPACITOR VALUES

v _{cc}	C1	C2, C3, and C4				
$\begin{array}{c} 3.3 \ V \ \pm \ 0.3 \ V \\ 5 \ V \ \pm \ 0.5 \ V \\ 3 \ V \ to \ 5.5 \ V \end{array}$	0.22 μF 0.047 μF 0.22 μF	0.22 μF 0.33 μF 1 μF				

- C3 can be connected to V_{CC} or GND. Α.
- В. Resistor values shown are nominal.
- Numbers in parentheses are for B section. C.

Figure 7. Typical Operating Circuit and Capacitor Values



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TRSF23243CDGGR	LIFEBUY	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRSF23243C	
TRSF23243CDLR	LIFEBUY	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRSF23243C	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRSF23243CDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
TRSF23243CDLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TRSF23243CDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0	
TRSF23243CDLR	SSOP	DL	48	1000	367.0	367.0	55.0	

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated