SCDS224B - JUNE 2008 - REVISED OCTOBER 2010

HIGH-BANDWIDTH DUAL SPDT DIFFERENTIAL SIGNAL SWITCH WITH INPUT LOGIC TRANSLATION

Check for Samples: TS3DS26227

FEATURES

- High-Bandwidth Data Paths Up to 800 MHz
- · Specified Break-Before-Make Switching
- Control Inputs Reference to V_{IO}
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.3-V to 3.6-V Power Supply (V₊)
- 1.65-V to 1.95-V Logic Supply (V_{IO})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 4000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
 - 200-V Machine Model (A115-A)

APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- Low-Voltage Differential Signal Routing
- Mobile Industry Processor Interface (MIPI) Signal Routing

YZT PACKAGE (BOTTOM VIEW)




Table 1. TERMINAL ASSIGNMENTS

	Α	В	С	D
1	IN1	NO1	COM1	NC1
2	V _{IO}	GND	GND	V ₊
3	IN2	NO2	COM2	NC2

DESCRIPTION/ORDERING INFORMATION

The TS3DS26227 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 2.3 V to 3.6 V. The device offers high-bandwidth data paths, and a break-before-make feature to prevent signal distortion during the transferring of a signal from one path to another. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable applications.

The TS3DS26227 has a separate logic supply pin (V_{IO}) that operates from 1.65 V to 1.95 V. V_{IO} powers the control circuitry, which allows the TS3DS26227 to be controlled by 1.8-V signals.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾ (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
_/// to x5°(:	NanoFree [™] – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free)	Tape and reel	TS3DS26227YZTR	

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

⁽³⁾ YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Table 2. SUMMARY OF CHARACTERISTICS(1)


Configuration	Dual 2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r _{on})	5 Ω max
ON-state resistance match (Δr _{on})	0.1 Ω max
ON-state resistance flatness [ron(flat)]	3 Ω max
Turn-on/turn-off time (t _{ON} /t _{OFF})	9 ns/4 ns
Break-before-make time (t _{BBM})	8 ns
Charge injection (Q _C)	5.5 pC
Bandwidth (BW)	800 MHz
OFF isolation (O _{ISO})	-40 dB
Crosstalk (X _{TALK})	-39 dB
Leakage current [I _{NO(OFF)} /I _{NC(OFF)}]	±5 nA
Power-supply current (I+)	±20 nA
Package options	12-bump WCSP

(1) $V_+ = 2.7 \text{ V}, T_A = 25^{\circ}\text{C}$

Table 3. FUNCTION TABLE

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

LOGIC DIAGRAM



A. IN1 and IN2 are control inputs referenced to V_{IO} .

ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

	craining need an temperature range (unless t	,	MIN	MAX	UNIT
V ₊ V _{IO}	Supply voltage range (3)		-0.5	4.6	V
$V_{NC} \ V_{NO} \ V_{COM}$	Analog voltage range (3) (4) (5)		-0.5	V ₊ + 0.5	V
I _K	Analog port diode current	V_{NC} , V_{NO} , $V_{COM} < 0$, or V_{NC} , V_{NO} , $V_{COM} > V_{+} + 0.5$	-50	50	mA
I _{NC}	On-state switch current	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}	-64	64	
I _{NO} I _{COM}	On-state peak switch current		-100	100	mA
V_{I}	Digital input voltage range		-0.5	V _{IO} + 0.5	V
I _{IK}	Digital input clamp current ⁽³⁾ (4)	$V_{l} < 0$, or $V_{l} > V_{lO} + 0.5$	- 50	50	mA
I ₊	Continuous current through V ₊		-100	100	mA
I _{GND}	Continuous current through GND		-100	100	mA
θ_{JA}	Package thermal impedance (6)	YZT pacakge		TBD	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

All voltages are with respect to ground, unless otherwise specified.

The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This value is limited to 5.5 V maximum.

The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾

 $V_{+} = 2.7 \text{ V to } 3.6 \text{ V}, V_{10} = 1.65 \text{ V to } 1.95 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CONDIT	IONS	T _A	V ₊	MIN	TYP	MAX	UNIT	
Analog Switch										
Analog signal range	V _{COM} , V _{NO} , V _{NC}					0		V ₊	V	
ON-state	r _{on}	$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.6,$	Switch ON,	25°C	2.7 V		3.5	5	Ω	
resistance	on	$I_{COM} = -10 \text{ mA},$	See Figure 13	Full	Z.1 V			6	22	
ON-state				25°C			0.05	0.1		
resistance match between channels	Δr_{on}	V_{NO} or $V_{NC} = 1.6 \text{ V}$, $I_{COM} = -10 \text{ mA}$,	Switch ON, See Figure 13	Full	2.7 V			0.2	Ω	
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.6 \text{ V},$	Switch ON	25°C			2	3	_	
resistance flatness	r _{on(flat)}	$I_{COM} = -10 \text{ mA},$	See Figure 13	Full	2.7 V			4	Ω	
		V_{NO} or $V_{NC} = 0.3 \text{ V}$,		25°C		- 5	0.1	5		
NC, NO OFF leakage current	I _{NO(OFF)} , I _{NC(OFF)}		Switch OFF, See Figure 14	Full	3.6 V	-15		15	nA	
		V_{NO} or $V_{NC} = 0.3 V$,		25°C		-10	0.2	10		
NC, NO ON leakage current	I _{NO(ON)} , I _{NC(ON)}	$ \begin{aligned} &V_{COM} = Open, \\ ∨ \\ &V_{NO} \ or \ V_{NC} = 3 \ V, \\ &V_{COM} = Open, \end{aligned} $	Switch ON, See Figure 15	Full	3.6 V	-30		30	nA	
		V_{NO} or V_{NC} = Open,		25°C		-10	0.2	10		
COM ON leakage current	I _{COM(ON)}	$ \begin{aligned} &V_{COM} = 0.3 \text{ V,} \\ &\text{or} \\ &V_{NO} \text{ or } V_{NC} = \text{Open,} \\ &V_{COM} = 3 \text{ V,} \end{aligned} $	Switch ON, See Figure 15	Full	3.6 V	-30		30	nA	
Digital Control	Inputs (IN1,	IN2) ⁽²⁾								
Input logic high	V_{IH}	V _{IO} = 1.65 V to 1.95 V		Full		0.65 × V _{IO}		V_{IO}	V	
Input logic low	V_{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		$0.35 \times V_{IO}$	V	
Input leakage	las la	I_{IH} , I_{II} $V_{IN} = V_{IO}$ or 0		25°C	3.6 V	-2	0.1	2		
current	I _{IH} , I _{IL}	AIM — AIO OLO		Full	J.0 V	-10		10	шд	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Submit Documentation Feedback

⁽²⁾ All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾ (continued)

 $V_{+} = 2.7 \text{ V to } 3.6 \text{ V}, V_{10} = 1.65 \text{ V to } 1.95 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST COND	ITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
		\/ \/.	C 25 pF	25°C	3.3 V	1	6.5	9	
Turn-on time	t _{ON}	$V_{COM} = V+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	2.7 to 3.6 V	1		11.5	ns
			0 25 - 5	25°C	3.3 V	1	2	4	
Turn-off time	t _{OFF}	$V_{COM} = V_{+},$ $R_{L} = 50 \Omega,$	C _L = 35 pF See Figure 17	Full	2.7 to 3.6 V	1		5	ns
Break-before-		V - V - 0.6 V	$C_1 = 35 pF$	25°C	3.3 V	0.5	4	8	
make time	t _{BBM}	$V_{NC} = V_{NO} = 0.6 \text{ V},$ $R_L = 50 \Omega,$	See Figure 18	Full	2.7 to 3.6 V	0.5		9	ns
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	$C_L = 1 \text{ nF}$ See Figure 22	25°C	3.3 V		5.5		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V _{NC} or V _{NO} = 1.3 V or GND, Switch OFF,	See Figure 16	25°C	3.3 V		3.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V _{NC} or V _{NO} = 1.3 V or GND, Switch ON,	See Figure 16	25°C	3.3 V		10.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 1.3 V or GND, Switch ON,	See Figure 16	25°C	3.3 V		10.5		pF
Digital input capacitance	Cı	V _I = V ₊ or GND	See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON See Figure 19	25°C	2.7 V		800		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 200 MHz,	Switch OFF See Figure 20	25°C	2.7 V		-40		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 200 MHz,	Switch ON See Figure 21	25°C	2.7 V		-39		dB
Supply	•								
Positive supply	I ₊	V ₁ = V ₂ or GND.	Switch ON or	25°C	3.6 V	-20	1	20	nA
current	'+		OFF	Full	0.0 1	-500		500	117 1
Logic supply	lio	$V_I = V_{IO}$ or GND,	Switch ON or	25°C	3.6 V	-10	1	10	nA
current	I _{IO} V	1 10,	OFF	Full		-200		200	



ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $V_{IO} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85 °C (unless otherwise noted)

PARAMETE R	SYMBOL	TEST CONDIT	TIONS	T_A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch	1				1	1			
Analog signal range	V_{COM}, V_{NO}, V_{NC}					0		V ₊	V
ON-state	r _{on}	$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.3,$	Switch ON,	25°C	2.3 V		4	5.5	Ω
resistance	'on	$I_{COM} = -10 \text{ mA},$	See Figure 13	Full	2.5 V			7	
ON-state				25°C			0.05	0.1	İ
resistance match between channels	Δr_{on}	V_{NO} or $V_{NC} = 1.3 \text{ V}$, $I_{COM} = -10 \text{ mA}$,	Switch ON, See Figure 13	Full	2.3 V			0.2	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le 1.3 \text{ V},$	Switch ON.	25°C			2.5	4	
resistance flatness	r _{on(flat)}	$I_{COM} = -10 \text{ mA},$	See Figure 13	Full	2.3 V			4.5	Ω
		V_{NO} or $V_{NC} = 0.2 \text{ V}$,		25°C		-5	0.1	5	
NC, NO OFF leakage current	F leakage $I_{NO(OFF)}$, $I_{NC(OFF)}$ $V_{COM} = 2.3 \text{ V}$, or V_{NO} or $V_{NC} = 2.3 \text{ V}$	$\begin{split} &V_{COM}=2.3 \text{ V,}\\ &\text{or}\\ &V_{NO} \text{ or } V_{NC}=2.3 \text{ V,}\\ &V_{COM}=0.2 \text{ V,} \end{split}$	Switch OFF, See Figure 14	Full	2.7 V	-15		15	nA
		V_{NO} or $V_{NC} = 0.2 \text{ V}$,		25°C		-5	0.2	5	
NC, NO ON leakage current	I _{NO(ON)} , I _{NC(ON)}	$\begin{aligned} &V_{COM} = Open,\\ ∨\\ &V_{NO} \ or \ V_{NC} = 2.3 \ V,\\ &V_{COM} = Open, \end{aligned}$	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
		V_{NO} or V_{NC} = Open,		25°C		-1	0.05	1	İ
COM ON leakage current	I _{COM(ON)}	$\begin{aligned} &V_{COM} = 0.2 \text{ V,} \\ &\text{or} \\ &V_{NO} \text{ or } V_{NC} = \text{Open,} \\ &V_{COM} = 2.3 \text{ V,} \end{aligned}$	Switch ON, See Figure 15	Full	2.7 V	-10		10	nA
Digital Contro	l Inputs (IN1,	IN2) ⁽²⁾							
Input logic high	V_{IH}	V _{IO} = 1.65 V to 1.95 V		Full		0.65 × V _{IO}		V_{IO}	٧
Input logic low	V_{IL}	V _{IO} = 1.65 V to 1.95 V		Full		0		0.35 × V _{IO}	٧
Input leakage	, ,	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		25°C	0.71/	-1	0.05	1	^
current	$I_{\text{IH}},\ I_{\text{IL}}$	$V_{IN} = V_{IO} \text{ or } 0$		Full	2.7 V	-10		10	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Submit Documentation Feedback

⁽²⁾ All unused digital inputs of the device must be held at V_{IO} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY⁽¹⁾ (continued)

 $V_{+} = 2.3 \text{ V to } 2.7 \text{ V}, V_{10} = 1.65 \text{ V to } 1.95 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

	2.7 V, V _{IO} –	1.65 V to 1.95 V, I _A = -	-40 C to 65 C (un	iess other	WISE HOLEO	1)			
PARAMETE R	SYMBOL	TEST CONDI	TIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Dynamic									
		V _{COM} = V+,	C _L = 35 pF	25°C	2.5 V	1	7	11	
Turn-on time	t _{ON}	$R_L = 50 \Omega$	See Figure 17	Full	2.3 to 2.7 V	1		13	ns
		V - VI	C _L = 35 pF	25°C	2.5 V	1	2.5	4.5	
Turn-off time	t _{OFF}	$V_{COM} = V+,$ $R_L = 50 \Omega,$	See Figure 17	Full	2.3 to 2.7 V	1		5.5	ns
Break-before-		V - V - 0.6 V	C _L = 35 pF	25°C	2.3 V	1	4	8	
make time	t _{BBM}	$V_{NC} = V_{NO} = 0.6 \text{ V},$ $R_{L} = 50 \Omega,$	See Figure 18	Full	2.3 to 2.7 V	1		10	ns
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	$C_L = 1 \text{ nF}$ See Figure 22	25°C	2.5 V		4		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or V_{NO} = 1.6 V or GND, Switch OFF,	See Figure 16	25°C	2.5 V		3.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or V_{NO} = 1.6 V or GND, Switch ON,	See Figure 16	25°C	2.5 V		10.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 1.6 V or GND, Switch ON,	See Figure 16	25°C	2.5 V		10.5		pF
Digital input capacitance	Cı	V _I = V ₊ or GND	See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON See Figure 19	25°C	2.3 V		800		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 200 MHz,	Switch OFF See Figure 20	25°C	2.3 V		-40		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 200 MHz,	Switch ON See Figure 21	25°C	2.3 V		-39		dB
Supply					<u> </u>				
Positive			Switch ON or	25°C		-10	1	10	
supply current	I ₊	I_+ $V_I = V_+ \text{ or GND},$ OFF		Full 2.7 V		-350		350	nA
Logic supply	I_{IO} $V_{I} = V_{IO}$ or GND,	V ₁ = V ₁₀ or GND	Switch ON or OFF	25°C	2.7 V	- 5	1	5	5 nA
current	Oli			Full	Z.1 V	-200		200	ПА



TYPICAL CHARACTERISTICS




Figure 1. ron vs V_I (NC, NO, or COM), V₊=2.3 V




Figure 2. ron vs V_I (NC, NO, or COM), V₊=2.7 V




Figure 3. Analog Switch Leakage Current vs V_I (NC, NO, or COM), V₊=3.6 V




Figure 4. I₊ Supply Current vs V₊




Figure 5. Charge Injection vs V_{COM}




Figure 6. ton/toff vs V+



TYPICAL CHARACTERISTICS (continued)





Figure 7. t_{on}/t_{off} vs Temperature, $V_{+} = 2.3 \text{ V}$









Figure 9. OFF Isolation vs Frequency, V₊=2.5 V








Figure 11. Threshold Voltage, V_{IO} =1.8 V, V_{+} =2.7 V

Figure 12. Threshold Voltage, V_{IO}=1.8V, V₊=3.6 V



PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (r_{on})




Figure 14. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NC(OFF)}$, $I_{COM(PWROFF)}$, $I_{NC(PWROFF)}$)




Figure 15. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})

Submit Documentation Feedback








Figure 16. Capacitance (C_I, C_{COM(OFF)}, C_{COM(ON)}, C_{NC(OFF)}, C_{NC(ON)})



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 17. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})





- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- $^{(2)}$ C_L includes probe and jig capacitance.

Figure 18. Break-Before-Make Time (t_{BBM})




Figure 19. Bandwidth (BW)






Figure 20. OFF Isolation (O_{ISO})






Figure 21. Crosstalk (X_{TALK})





- $^{(1)}$ C_L includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f < 5$ ns.

Figure 22. Charge Injection (Q_C)



(1) C_L includes probe and jig capacitance.

Figure 23. Total Harmonic Distortion (THD)



PACKAGE OPTION ADDENDUM

25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS3DS26227YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(262 ~ 267 ~ 26N)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







25-Oct-2016

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jul-2011

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DS26227YZTR	DSBGA	YZT	12	3000	178.0	9.2	1.49	1.99	0.75	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jul-2011




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DS26227YZTR	DSBGA	YZT	12	3000	220.0	220.0	35.0

YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated