

12-Channel 1:2 MUX/DEMUX Switch with Integrated 4-Channel Sideband Signal Switching for DVI/HDMI and DisplayPort (DP) Applications

Check for Samples: TS3DV621

FEATURES

- Switch Type: 2:1 or 1:2
- Data Rate Compatibility
 - HDMI v1.4
 - DVI 1.0
 - DisplayPort 1.1a
- Bandwidth (-3dB) 2.2 GHz
- R_{ON} 8 Ω
- C_{ON} 5.6 pF
- V_{CC} Range 3.0V–3.6 V
- I/O Voltage Range 0–5 V
- Bit-to-Bit Skew 6 ps Typical
- Propagation Delay 40 ps Typical
- Special Features
 - Dedicated Enable Logic Supports Hi-Z Mode
 - I_{OFF} Protection Prevents Current Leakage in Powered Down State (V_{CC} = 0 V)
- ESD Performance
 - 2kV Human Body Model (A114B, Class II)
 - 1kV Charged Device Model (C101)
- 42-pin QFN Package (9 x 3.5 mm, 0.5 mm Pitch)

APPLICATIONS

- DVI/HDMI/DisplayPort Signal Switching
- General Purpose TMDS/LVDS Signal Switching

DESCRIPTION

The TS3DV621 is a 1:2 or 2:1 bi-directional multiplexer/demultiplexer with a integrated 4 sideband control channel (DDC, AUX, CEC, or HPD) signal switcher. Operating from a 3 to 3.6V supply, the TS3DV621 offers low and flat ON-state resistance as well as low I/O capacitance, which allows the TS3DV621 to achieve a typical bandwidth of 2.2 GHz. The device provides the high bandwidth for HDMI, DVI, and DisplayPort necessary applications. The TS3DV621 expands the high-speed physical link interface from a single HDMI port to two HDMI ports (A or B port) or vise-versa. It can also be used for DisplayPort (DP) source/sink applications. The integrated side-band control channels allow 5V signals to pass through, making the TS3DV621 suitable for HDMI applications.

The most common application for the TS3DV621 is the sink application. In this case, there are two possible sources (DVD, set-top box, or game console) that are routed to one receiver. The unselected port is in the high-impedance mode, such that the receiver receives information from only one source. HDCP encryption is passed through the switch for the receiver to decode.

ORDERING INFORMATION

For package and ordering information, see the Package Option Addendum at the end of this document.




Figure 1. Multiplexing Dual Video Input Source (HDMI/DisplayPort)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN FUNCTIONS



PIN					
NAME	NO.	I/O TYPE	DESCRIPTION		
VCC	1,17, 30	Power	Supply Voltage		
GND	PowerPad	Ground	Ground		
EN	8	I	Enable Input		
SEL1	9	I	Select Input 1		
SEL2	10	ı	Select Input 2		
D0+A	41	I/O	Port A, Lane 0, +ve signal		
D0-A	39	I/O	Port A, Lane 0, -ve signal		
D1+A	38	I/O	Port A, Lane 1, +ve signal		
D1-A	36	I/O	Port A, Lane 1, -ve signal		
D2+A	34	I/O	Port A, Lane 2, +ve signal		
D2-A	32	I/O	Port A, Lane 2, -ve signal		
D3+A	29	I/O	Port A, Lane 3, +ve signal		
D3-A	27	I/O	Port A, Lane 3, -ve signal		
D0+B	42	I/O	Port B, Lane 0, +ve signal		
D0-B	40	I/O	Port B, Lane 0, -ve signal		
D1+B	37	I/O	Port B, Lane 1, +ve signal		
D1-B	35	I/O	Port B, Lane 1, -ve signal		
D2+B	33	I/O	Port B, Lane 2, +ve signal		
D2-B	31	I/O	Port B, Lane 2, -ve signal		
D3+B	28	I/O	Port B, Lane 3, +ve signal		
D3-B	26	I/O	Port B, Lane 3, -ve signal		
D0+	2	I/O	Common Port, Lane 0, +ve signal		
D0-	3	I/O	Common Port, Lane 0, -ve signal		
D1+	4	I/O	Common Port, Lane 1, +ve signal		
D1-	5	I/O	Common Port, Lane 1, -ve signal		
D2+	6	I/O	Common Port, Lane 2, +ve signal		
D2-	7	I/O	Common Port, Lane 2, -ve signal		
D3+	11	I/O	Common Port, Lane 3, +ve signal		
D3-	12	I/O	Common Port, Lane 3, -ve signal		
AUX+A	25	I/O	+ve AUX Channel for Port A		
AUX-A	23	I/O	-ve AUX Channel for Port A		
HPDA	21	I/O	Port A HPD		
CECA	19	I/O	Port A CEC		
AUX+B	24	I/O	+ve AUX Channel for Port B		
AUX-B	22	I/O	-ve AUX Channel for Port B		
HPDB	20	I/O	Port B HPD		
CECB	18	I/O	Port B CEC		
AUX+	13	I/O	+ve AUX Channel for Common Port		
AUX-	14	I/O	-ve AUX Channel for Common Port		
HPD	15	I/O	HPD for Common Port		
CEC	16	I/O	CEC for Common Port		

Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



LOGIC DIAGRAM




Table 1. FUNCTION TABLE

EN	SEL1	SEL2	FUNCTION
L	Х	Х	All I/O = High Impedance
Н	L ⁽¹⁾	L ⁽¹⁾	Output port A = Input Output Port B = High Impedance
Н	H ⁽¹⁾	H ⁽¹⁾	Output Port A = High Impedance Output Port B = Input

(1) Tie SEL1 and SEL2 together for easy output control



APPLICATION EXAMPLES




Figure 2. Dual HDMI Source Application




Figure 3. Dual-Mode DisplayPort Application



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			М	IN MAX	UNIT
V_{CC}	Supply voltage range				V
V _{I/O}	Analog voltage range (2)(3)(4)	All I/O	-0	.5 7	V
V_{IN}	Digital input voltage range (2)(3)	SEL1, SEL2	-0	.5 7	V
I _{I/OK}	Analog port diode current	V _{I/O} < 0		-50	mA
I _{IK}	Digital input clamp current	V _{IN} < 0		-50	mA
I _{I/O}	On-state switch current (5)	All I/O	-1:	28 128	mA
I _{DD} I _{GND}	Continuous current through V _{DD} or GND				mA
θ_{JA}	Package thermal impedance (6)	RUA package		31.8	°C/W
T _{stg}	Storage temperature range		-	65 150	°C

⁽¹⁾ Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage				V
V _{IH}	High-level control input voltage	SEL1, SEL2	2	5.5	V
V_{IL}	Low-level control input voltage	SEL1, SEL2	0	0.8	V
V _{IN}	Input voltage	SEL1, SEL2	0	5.5	V
V _{I/O}	Input/Output voltage		0	5.5	V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused control inputs of the device must be held at VDD or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ V_I and V_O are used to denote specific conditions for $V_{I/O}$.

⁵⁾ I_I and I_O are used to denote specific conditions for I_{I/O}.

⁽⁶⁾ The package thermal impedance is calculated in accordance with JESD 51-7



ELECTRICAL CHARACTERISTICS

	PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN TYP ⁽²⁾	MAX	UNIT
V _{IK}	Digital input clamp voltage	SEL1,SEL2	V _{CC} = 3.6 V, I _{IN} = -18 mA	-1.2 -0.8		V
R _{ON}	On-state resistance	All I/O	$V_{CC} = 3 \text{ V}, 1.5 \text{ V} \le V_{I/O} \le V_{CC}, I_{I/O} = -40 \text{ mA}$	8	12	Ω
R _{ON(flat)} (3)	On-state resistance flatness	All I/O	V_{CC} = 3 V, VI/O = 1.5 V and V_{CC} , $I_{I/O}$ = -40mA	1.5		Ω
ΔR _{ON} ⁽⁴⁾	On-state resistance match between channels	All I/O	$V_{CC} = 3 \text{ V}, 1.5 \text{ V} \le V_{I/O} \le V_{CC}, I_{I/O} = -40 \text{mA}$	0.4	1	Ω
I _{IH}	Digital input high leakage current	SEL1,SEL2	$V_{CC} = 3.6 \text{ V}$, $V_{IN} = V_{DD}$		±1	μA
I _{IL}	Digital input low leakage current	SEL1,SEL2	V _{CC} = 3.6 V, V _{IN} = GND		±1	μΑ
I _{OFF}	Leakage under power off conditions	All outputs	$V_{CC} = 0 \text{ V}, V_{I/O} = 0 \text{ to } 3.6 \text{ V}, V_{IN} = 0 \text{ to } 5.5 \text{V}$		±1	μΑ
C _{IN}	Digital input capacitance	SEL1,SEL2	f = 1 MHz, V _{IN} = 0 V	2.6	3.2	рF
C _{OFF}	Switch OFF capacitance	All I/O	$f = 1 \text{ MHz}, V_{I/O} = 0 \text{ V}, \text{ Output is open},$ Switch is OFF	2		pF
C _{ON}	Switch ON capacitance	All I/O	$f = 1 \text{ MHz}, V_{I/O} = 0 \text{ V}, \text{ Output is open},$ Switch is ON	5.6		pF
I _{CC}	VCC supply current		$V_{CC} = 3.6 \text{ V}, I_{I/O} = 0, V_{IN} = V_{DD} \text{ or GND}$	300	400	μΑ

- (1) V_I, V_O, I_I, and I_O refer to I/O pins, V_{IN} refers to the control inputs
 (2) All typical values are at V_{CC} = 3.3V (unless otherwise noted), T_A = 25°C
 (3) R_{ON(FLAT)} is the difference of R_{ON} in a given channel at specified voltages.
- (4) ΔR_{ON} is the difference of R_{ON} from center port to any other ports.

SWITCHING CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, R_L = 200 Ω , C_L = 4 pF (unless otherwise noted) (see and)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
$t_{pd}^{(2)}$	All I/O input side	All I/O output side		40		ps
t _{PZH} , t _{PZL}	SEL1, SEL2	All I/O	2		7	ns
t _{PHZ} , t _{PLZ}	SEL1, SEL2	All I/O	2		5	ns
t _{sk(o)} (3)	All I/O input side	All I/O output side		6	30	ps
$t_{sk(p)}^{(4)}$				6	30	ps

- All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
- The propagation delay is the calculated RC time constant of the typical ON-State resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- Output skew between center port and any other channel.
- Skew between opposite transitions of the same output |t_{PHL} t_{PLH}|

DYNAMIC CHARACTERISTICS

Over recommended operation free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TYP ⁽¹⁾	UNIT
XTALK	$R_L = 50 \Omega$, $f = 250 MHz$ (Figure 11)	-43	dB
OIRR	$R_L = 50 \Omega$, $f = 250 MHz$ (Figure 12)	-42	dB
BW	$R_L = 50 \Omega$, Switch ON (Figure 10)	2.2	GHz

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.



OPERATING CHARACTERISTICS





Figure 4. Gain vs Frequency



f - Frequency - Hz Figure 6. Crosstalk vs Frequency




Figure 5. Off Isolation vs Frequency





Figure 7. R_{ON} vs V_{IN}




PARAMETER MEASUREMENT INFORMATION

Enable and Disable Times



TEST	V _{DD}	S1	R_L	V _{in}	C_{L}	V_Δ
t _{PLZ} /t _{PZL}	3.3 V ± 0.3 V	2 × V _{DD}	200 Ω	GND	4 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	200 Ω	V _{DD}	4 pF	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \,\Omega$, $t_r \leq 2.5 \,\text{ns}$, $t_r \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 8. Test Circuit and Voltage Waveforms


Product Folder Links : TS3DV621

Copyright © 2012-2013, Texas Instruments Incorporated





TEST	TEST V _{CC}		R _L	V _{in}	CL
$t_{sk(0)}$ 3.3 V ± 0.3 V		Open	200 Ω	V _{CC} or GND	4 pF
t _{sk(p)}	3.3 V ± 0.3V	Open	200 Ω	V _{CC} or GND	4 pF



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \,\Omega$, $t_r \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 9. Test Circuit and Voltage Waveforms






Figure 10. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at B0. All unused analog I/O ports are left open.

HP8753ES Setup

Average = 4


RBW = 3 kHz

 $V_{BIAS} = 0.35 \text{ V}$ ST = 2 s

P1 = 0 dBM

Submit Documentation Feedback





- A. C_L includes probe and jig capacitance.
- B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 11. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL} = 0$ and A_1 is the input, the output is measured at A_3 . All unused analog input (A) ports are connected to GND, and output (B) ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 V$


ST = 2 s

P1 = 0 dBM

Copyright © 2012–2013, Texas Instruments Incorporated

Submit Documentation Feedback





- A. C_L includes probe and jig capacitance.
- B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 12. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = GND$ and A_1 is the input, the output is measured at $1B_2$. All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 \text{ V}$

ST = 2 s

P1 = 0 dBM

Submit Documentation Feedback



REVISION HISTORY

Changes from Original (January 2012) to Revision A	Page
Changed C _{ON} value in FEATURES from 5.6 pF to 4 pF	1
 Deleted LEVEL-SHIFTING REQUIREMENT FOR DUAL-MODE DP/HDMI APPLICATION section from 	m document 4
Added C _{ON} TYP value to the ELECTRICAL CHARACTERISTICS table.	6
Changes from Revision A (February 2012) to Revision B	Page
Changed C _{ON} value from 4 pF to 5.6 pF.	
Changed C _{ON} TYP value to the ELECTRICAL CHARACTERISTICS table	6
Changes from Revision B (May 2012) to Revision C	Page
Updated APPLICATIONS.	1



PACKAGE OPTION ADDENDUM

31-Aug-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TS3DV621RUAR	ACTIVE	WQFN	RUA	42	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD621	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





31-Aug-2016

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV621RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017



*All dimensions are nominal

I	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TS3DV621RUAR	WQFN	RUA	42	3000	358.0	335.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RUA (R-PWQFN-N42)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



RUA (R-PWQFN-N42)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.