www.ti.com

# 16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LED SWITCH AND ENHANCED ESD PROTECTION

#### **FEATURES**


- Wide Bandwidth (BW = 950 MHz Typ)
- Low Crosstalk (X<sub>TALK</sub> = -37 dB Typ)
- Low Bit-to-Bit Skew (t<sub>sk(o)</sub> = 100 ps Max)
- Low and Flat ON-State Resistance (r<sub>on</sub> = 4 Ω Typ, r<sub>on(flat)</sub> = 0.5 Ω Typ)
- Low Input/Output Capacitance (C<sub>ON</sub> = 8 pF Typ)
- Rail-to-Rail Switching on Data I/O Ports (0 to 3.6 V)
- V<sub>CC</sub> Operating Range From 3 V to 3.6 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

- ESD Performance
  - 8-kV IEC61000-4-2, Contact Discharge on Switch IOs
  - 3-kV Human Body Model Per JESD22-A114E
  - 14-kV Human Body Model (Switch Pins to GND)

#### **APPLICATIONS**

- 10/100/1000 Base-T Signal Switching
- Differential (LVDS, LVPECL) Signal Switching
- Audio/Video Switching
- Hub and Router Signal Switching

#### RHU PACKAGE (TOP VIEW)



N.C. - Not internally connected



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **DESCRIPTION/ORDERING INFORMATION**

The TS3L500AE is a 16-bit to 8-bit multiplexer/demultiplexer LAN switch with a single select (SEL) input. SEL controls the data path of the multiplexer/demultiplexer. The device provides additional I/Os for switching status indicating LED signals and includes high ESD protection.

The device provides a low and flat ON-state resistance ( $r_{on}$ ) and an excellent ON-state resistance match. Low input/output capacitance, high bandwidth, low skew, and low crosstalk among channels make this device suitable for various LAN applications, such as 10/100/1000 Base-T.

This device can be used to replace mechanical relays in LAN applications. It also can be used to route signals from a 10/100 Base-T ethernet transceiver to the RJ-45 LAN connectors in laptops or in docking stations.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	(1) (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TQFN – RHU	Tape and reel	TS3L500AERHUR	TK500AE	

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **FUNCTION TABLE**


INPUT SEL	INPUT/OUTPUT A <sub>n</sub>	FUNCTION
L	nB <sub>1</sub>	$A_n = nB_1$ , $LED_x = XLED_1$
Н	$nB_2$	$A_n = nB_2$ , $LED_x = XLED_2$

#### PIN DESCRIPTION

NAME	DESCRIPTION
A <sub>n</sub>	Data I/Os
nB <sub>m</sub>	Data I/Os
SEL	Select input
LED <sub>x</sub>	LED I/O port
XLED <sub>m</sub>	LED I/O port



# **LOGIC DIAGRAM (POSITIVE LOGIC)**





# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

					MIN	MAX	UNIT
$V_{CC}$	Supply voltage range				-0.5	4.6	V
$V_{IN}$	Control input voltage range (2)(3)				-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2)(3)(4)</sup>				-0.5	7	V
$I_{IK}$	Control input clamp current	V <sub>IN</sub>	< 0			-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub>	< 0			-50	mA
$I_{I/O}$	ON-state switch current (5)					±128	mA
	Continuous current through V <sub>DD</sub> or GND					±100	mA
$\theta_{JA}$	Package thermal impedance <sup>(6)</sup>					31.8	°C/W
T <sub>stg</sub>	Storage temperature range				-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(4) V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.

(5)  $I_{l}$  and  $I_{O}$  are used to denote specific conditions for  $I_{l/O}$ .

#### RECOMMENDED OPERATING CONDITIONS(1)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.6	V
$V_{IH}$	High-level control input voltage (SEL)	2	5.5	V
$V_{IL}$	Low-level control input voltage (SEL)	0	0.8	V
VI	Input voltage (SEL)	0	5.5	V
$V_{I/O}$	Input/output voltage	0	$V_{CC}$	V
$T_A$	Operating free-air temperature	-40	85	°C

 All unused control inputs of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(6)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

#### **ELECTRICAL CHARACTERISTICS**

for 1000 Base-T Ethernet switching over recommended operating free-air temperature range, V<sub>DD</sub> = 3.3 V ± 0.3 V (unless otherwise noted)

PAR	AMETER		TEST CONDI	TIONS <sup>(1)</sup>		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{IK}$	SEL	$V_{CC} = 3.6 \text{ V},$	$I_{IN} = -18 \text{ mA}$	$I_{IN} = -18 \text{ mA}$					V
I <sub>IH</sub>	SEL	V <sub>CC</sub> = 3.6 V,	$V_{IN} = V_{DD}$	$V_{IN} = V_{DD}$					μΑ
I <sub>IL</sub>	SEL	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = GND$	V <sub>IN</sub> = GND					μΑ
I <sub>OFF</sub>	SEL	$V_{CC} = 0 V$ ,	$V_{IN} = 0 \text{ to } 3.6 \text{ V}$			±1	μΑ		
Icc		V <sub>CC</sub> = 3.6 V,	$I_{I/O} = 0,$	Switch ON or OF	F		250	600	μΑ
C <sub>IN</sub>	SEL	f = 1 MHz,	V <sub>IN</sub> = 0				2	2.5	pF
C <sub>OFF</sub>	B port	$V_I = 0$ ,	f = 1 MHz,	Outputs open,	Switch OFF		3	4	pF
C <sub>ON</sub>		$V_I = 0$ ,	f = 1 MHz,	Outputs open,	Switch ON		9	9.8	pF
r <sub>on</sub>		$V_{CC} = 3 V$ ,	$1.5 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -40 \text{ mA}$			4	8	Ω
r <sub>on(flat)</sub> (3)		V <sub>CC</sub> = 3 V,	$V_I = 1.5 \text{ V} \text{ and } V_{CC}$	$I_O = -40 \text{ mA}$			0.7		Ω
$\Delta r_{on}^{(4)}$		$V_{CC} = 3 V$ ,	$1.5 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -40 \text{ mA}$			0.2	1.2	Ω

- $V_{I},\,V_{O},\,I_{I},\,$  and  $I_{O}$  refer to I/O pins.  $V_{IN}$  refers to the control inputs. All typical values are at  $V_{DD}=3.3$  V (unless otherwise noted),  $T_{A}=25^{\circ}C.$   $r_{on(flat)}$  is the difference of  $r_{on}$  in a given channel at specified voltages.  $\Delta r_{on}$  is the difference of  $r_{on}$  from center (A4, A5) ports to any other port.

#### **ELECTRICAL CHARACTERISTICS**

for 10/100 Base-T Ethernet switching over recommended operating free-air temperature range,  $V_{DD}$  = 3.3 V ± 0.3 V (unless otherwise noted)

PAR	AMETER		TEST CO	NDITIONS <sup>(1)</sup>		MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{IK}$	SEL	$V_{CC} = 3.6 \text{ V},$	$I_{IN} = -18 \text{ mA}$	$I_{IN} = -18 \text{ mA}$				-1.2	V
I <sub>IH</sub>	SEL	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = V_{DD}$			±1	μΑ		
I <sub>IL</sub>	SEL	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = GND$			±1	μΑ		
I <sub>OFF</sub>	SEL	$V_{CC} = 0 V$ ,	$V_{IN} = 0 \text{ to } 3.6 \text{ V}$			±1	μΑ		
I <sub>CC</sub>		$V_{CC} = 3.6 \text{ V},$	$I_{I/O} = 0$ ,	Switch ON or OFF			250	600	μΑ
C <sub>IN</sub>	SEL	f = 1 MHz,	$V_{IN} = 0$				2	2.5	pF
C <sub>OFF</sub>	B port	$V_I = 0$ ,	f = 1 MHz,	Outputs open,	Switch OFF		3	4	pF
C <sub>ON</sub>		$V_I = 0$ ,	f = 1 MHz,	Outputs open,	Switch ON		9	9.8	pF
r <sub>on</sub>		$V_{CC} = 3 V$ ,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -10 \text{ mA to } -30 \text{ mA}$			4	6	Ω
r <sub>on(flat)</sub>	3)	$V_{CC} = 3 V$ ,	$V_I$ = 1.25 V and $V_{CC}$ ,	$I_O = -10 \text{ mA to } -30 \text{ mA}$			0.5		Ω
$\Delta r_{on}^{(4)}$		$V_{CC} = 3 V$ ,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -10 \text{ mA to } -30 \text{ mA}$			0.4	1	Ω

- $V_{I},\,V_{O},\,I_{I},\,$  and  $I_{O}$  refer to I/O pins.  $V_{IN}$  refers to the control inputs. All typical values are at  $V_{DD}=3.3$  V (unless otherwise noted),  $T_{A}=25^{\circ}C.$   $r_{on(flat)}$  is the difference of  $r_{on}$  in a given channel at specified voltages.  $\Delta r_{on}$  is the difference of  $r_{on}$  from center (A4, A5) ports to any other port.



#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{DD}$  = 3.3 V ± 0.3 V,  $R_L$  = 200  $\Omega$ ,  $C_L$  = 10 pF (unless otherwise noted) (see Figures 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub> (2)	A or B	B or A		0.25		ns
t <sub>PZH</sub> , t <sub>PZL</sub>	SEL	A or B	0.5		15	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	SEL	A or B	0.9		9	ns
t <sub>sk(o)</sub> (3)	A or B	B or A		50	100	ps
t <sub>sk(p)</sub> (4)				50	100	ps

- All typical values are at  $V_{DD} = 3.3 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}\text{C}$ . The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- Output skew between center port (A<sub>4</sub> to A<sub>5</sub>) to any other port
- Skew between opposite transitions of the same output in a given device |t<sub>PHL</sub> t<sub>PLH</sub>|

#### DYNAMIC CHARACTERISTICS


over recommended operating free-air temperature range,  $V_{DD}$  = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS							
X <sub>TALK</sub>	$R_L = 100 \Omega$ ,	f = 250 MHz,	See Figure 8	-37	dB				
O <sub>IRR</sub>	$R_L = 100 \Omega$ ,	f = 250 MHz,	See Figure 9	-37	dB				
BW	$R_L = 100 \Omega$	See Figure 7		950	MHz				

(1) All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.



#### **OPERATING CHARACTERISTICS**








Figure 1. Gain vs Frequency









Figure 3. Crosstalk vs Frequency


Figure 4.  $r_{on}$  ( $\Omega$ ) vs  $V_{com}$  (V)



# PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	V <sub>CC</sub>	S1	$R_L$	V <sub>in</sub>	CL	$oldsymbol{V}_\Delta$
t <sub>PLZ</sub> /t <sub>PZL</sub>	3.3 V $\pm$ 0.3 V	2×V <sub>CC</sub>	200 Ω	GND	10 pF	0.3 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	3.3 V ± 0.3 V	GND	200 Ω	v <sub>cc</sub>	10 pF	0.3 V




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns.  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.


Figure 5. Test Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (Skew)



TEST	V <sub>CC</sub>	S1	R <sub>L</sub>	V <sub>in</sub>	CL
t <sub>sk(o)</sub>	3.3 V ± 0.3 V	Open	200 Ω	V <sub>CC</sub> or GND	10 pF
t <sub>sk(p)</sub>	3.3 V ± 0.3 V	Open	200 Ω	V <sub>CC</sub> or GND	10 pF




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 6. Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION



A. C<sub>L</sub> includes probe and jig capacitance.

Figure 7. Test Circuit for Frequency Response (BW)


Frequency response is measured at the output of the ON channel. For example, when  $V_{SEL}=0$  and  $A_0$  is the input, the output is measured at  $0B_1$ . All unused analog I/O ports are left open.

## **HP8753ES Setup**

Average = 4 RBW = 3 kHz  $V_{BIAS} = 0.35 V$ ST = 2 s P1 = 0 dBM



# PARAMETER MEASUREMENT INFORMATION (continued)



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. A 50-Ω termination resistor is needed to match the loading of the network analyzer.

Figure 8. Test Circuit for Crosstalk (X<sub>TALK</sub>)

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when  $V_{SEL} = 0$  and  $A_1$  is the input, the output is measured at  $A_3$ . All unused analog input (A) ports are connected to GND, and output (B) ports are left open.

#### **HP8753ES Setup**

Average = 4

RBW = 3 kHz


 $V_{BIAS} = 0.35 V$ 

ST = 2 s

P1 = 0 dBM



## PARAMETER MEASUREMENT INFORMATION (continued)



- C<sub>L</sub> includes probe and jig capacitance.
- B. A 50-Ω termination resistor is needed to match the loading of the network analyzer.

Figure 9. Test Circuit for OFF Isolation (OIRR)

OFF isolation is measured at the output of the OFF channel. For example, when  $V_{SEL} = GND$  and  $A_1$  is the input, the output is measured at  $1B_2$ . All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

#### **HP8753ES Setup**

Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 V$ 

ST = 2 s

P1 = 0 dBM



## PACKAGE OPTION ADDENDUM

20-Jun-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TS3L500AERHUR	ACTIVE	WQFN	RHU	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	TK500AE	Samples
TS3L500AERHURG4	ACTIVE	WQFN	RHU	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK500AE	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**


20-Jun-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3L500AERHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3L500AERHUR	WQFN	RHU	56	2000	346.0	346.0	35.0	

# RHU (R-PWQFN-N56)

# PLASTIC QUAD FLATPACK NO-LEAD



Notes:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
  - The Pin 1 identifiers are either a molded, marked, or metal feature.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- F. JEDEC MO-220 package registration is pending.



# RHU (R-PWQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

# RHU (R-PWQFN-N56)

#### PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.