











TS3USBA225


SCDS328C - OCTOBER 2011-REVISED AUGUST 2015

TS3USBA225 USB 2.0 High-Speed (480 Mbps) and Audio Switches with Negative Signal Capability and 1.8-V Logic Compatibility and Power-Down Mode

Features

- 2.7-V to 5.0-V Operating Power Supply (VCC)
- MHL/High-Speed USB (480 Mbps) Switch:
 - V I/O Accepts Signals up to 4.5 V (Independent of VCC)
 - 6.5 Ω r_{ON} Typical
 - 3 pF C_{ON} Typical
 - 1.9 GHz Bandwidth (-3 dB)
- Audio Switch:
 - 2.5 Ω r_{ON} Typical
 - Negative Rail Capability down to –1.8 V
 - Low THD: < 0.05%
 - Internal Shunt Resistors for Click-and-Pop Reduction
- 1.8-V Compatible Control Input (SEL1 and SEL2) Threshold
- Minimized Current Consumption (~5 µA) in Power-Down Mode
- Power-Off Protection: All I/O Pins are High-Z when $V_{CC} = 0 V$
- 12-Pin QFN Package (2 mm × 1.7 mm, 0.4 mm
- ESD Performance Tested per JESD 22
 - 2000 V Human-Body Model (A114-B, Class II)
 - 1000 V Charged-Device Model (C101)

Simplified Block Diagram



2 Applications

- Cell phones and Smartphones
- Tablet PCs
- Portable Instrumentation
- Digital Still Cameras
- Portable Navigation Devices (GPS)
- USB 2.0, MIPI (CSI/DSI), LVDS Switching

Description

The TS3USBA225 is a 2-channel single-pole triplethrow (SP3T) multiplexer that supports USB 2.0 High-Speed (480 Mbps) signals in all 3 differential channels. The first two high-speed differential channels also support Mobile High Definition Link (MHL) signaling with resolution and video frame rates up to 720p, 60 fps and 1080i, 30 fps. The remaining differential channel can also be used as an audio switch that is designed to allow analog audio signals to swing negatively. This configuration allows the system designer to use a common connector for audio and USB 2.0 or MHL data.

The TS3USBA225 has a V_{CC} range of 2.7 V to 5.0 V with the capability to pass true-ground audio signals down to -1.8 V. The device also supports a powerdown mode that can be enabled when both SEL1 and SEL2 controls are low to minimize current consumption when no signal is transmitting. The TS3USBA225 also features internal shunt resistors on the audio path to reduce clicks and pops that may be heard when the audio switches are selected.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3USBA225	UQFN (12)	2.00 mm × 1.70 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Features 1	7.3 Feature Description10
2	Applications 1	7.4 Device Functional Modes11
3	Description 1	8 Application and Implementation 12
4	Revision History2	8.1 Application Information
5	Pin Configuration and Functions	8.2 Typical Application12
6	Specifications4	9 Power Supply Recommendations 14
•	6.1 Absolute Maximum Ratings	10 Layout 14
	6.2 ESD Ratings	10.1 Layout Guidelines 14
	6.3 Recommended Operating Conditions	10.2 Layout Example15
	6.4 Thermal Information	11 Device and Documentation Support 16
	6.5 Electrical Characteristics	11.1 Community Resources
	6.6 Dynamic Characteristics	11.2 Trademarks
	6.7 Typical Characteristics8	11.3 Electrostatic Discharge Caution
7	Detailed Description 10	11.4 Glossary16
•	7.1 Overview	12 Mechanical, Packaging, and Orderable
	7.2 Functional Block Diagram	Information 16
	· ·= · · · · · · · · · · · · · · · · ·	


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (July 2012) to Revision C	Page
•	Added Device Information table, ESD Ratings table, Thermal Information table, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Correct typographical errors to align datasheet information.	1
•	Changed "Negative Rail Capability -1.8 V to VCC" to "Negative Rail Capability down to -1.8 V" in Features	1
•	Updated Recommended Operating Conditions table.	5
•	Updated Typical Characteristics graphs.	9
C	hanges from Revision A (April 2012) to Revision B	Page
•	Updated Application Block Diagrams.	
•	Updated MIN value in the Absolute Maximum Ratings table for V _R , V _L	
_	Updated MIN value in the Recommended Operating Conditions table for V _R , V _L	5
C	hanges from Original (October 2011) to Revision A	Page
•	Added MHL specification to datasheet	1
•	Updated Application Block Diagrams.	1
•	Added MHL Eye Pattern graphics.	13



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
D0+	1	I/O	MHL/USB/UART Data 1 (Differential +)				
D1+	2	I/O	MHL/USB/UART Data 2 (Differential +)				
V _{CC}	3	-	Power supply				
D1-	4	I/O	MHL/USB/UART Data 2 (Differential –)				
D0-	5	I/O	MHL/USB/UART Data 1 (Differential –)				
L	6	I/O	USB-/Left Channel Audio				
SEL2	7	I	Control Input Select Line 2. The default state for SEL2 is LOW.				
D-/L	8	I/O	MHL/USB/UART/Audio Common Connector				
GND	9	-	Ground				
D+/R	10	I/O	MHL/USB/UART/Audio Common Connector				
SEL1	11	I	Control Input Select Line 1. The default state for SEL1 is LOW.				
R	12	I/O	USB+/Right Channel Audio				

Function Table

SEL1	SEL2	V _{cc}	L,R	D0+, D0-	D1+, D1-	MODE
Х	X	Ш	OFF	OFF	OFF	Hi-Z Mode
L	L	Н	OFF	OFF	OFF	Power-Down Mode
L	Н	Н	OFF (1)	ON	OFF	MHL/USB Mode 1
Н	L	Н	ON	OFF	OFF	USB/Audio Mode
Н	Н	Н	OFF (1)	OFF	ON	MHL/USB Mode 2

(1) 100Ω shunt resistors are enabled in this state.



6 Specifications

6.1 Absolute Maximum Ratings (1)(2)(3)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.3	6.0	V
V _{D0+} , V _{D0-} , V _{D1+} , V _{D1-}	High speed differential signal	gh speed differential signal voltage			
V_R , V_L	Audio signal voltage		- 1.9	4.6	V
I_{K}	Analog port diode current	$V_{I/O+,VI/O-} < 0$	-50		mA
V_{I}	Digital input voltage (SEL1, S	L2)	-0.3	6.0	V
I _{IK}	Digital logic input clamp current (3)	V ₁ < 0	-50		
Icc	Continuous current through V	C		100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V _(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



6.3 Recommended Operating Conditions

	p				
			MIN	MAX	UNIT
V_{CC}	Supply voltage range	upply voltage range			V
$V_{D0+}, V_{D0-}, V_{D1+}, V_{D1-}$	High speed differential signal voltage rar	High speed differential signal voltage range			V
\ \ \\	Audio signal voltage range when not in p	-1.8	4.3 V or V _{CC} ⁽¹⁾	V	
V_R , V_L	Audio signal voltage range when in power	-1	1	V	
I _K	Analog port diode current	V _{I/O+ ,VI/O-} < 0	-50		mA
VI	Digital input voltage range (SEL1, SEL2))	0	V _{CC}	V
T _A	Operating free-air temperature	-40	85	°C	

⁽¹⁾ This rating is exclusive and the voltage on the pins must not exceed either 4.3 V or V_{CC} . E.g. if V_{CC} = 3.3 V the voltage on the pin must not exceed 4.3 V.

6.4 Thermal Information

		TS3USBA225	
	THERMAL METRIC (1)	RUT (UQFN)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	118.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	45.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	47.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Copyright © 2011–2015, Texas Instruments Incorporated



6.5 Electrical Characteristics

 $T_A = -40$ °C to 85°C, typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
MHL/US	SB SWITCH						
r _{on}	ON-state resistance	V _{CC} = 3.0 V	$V_{I/O+,I/O-} = 0.4 \text{ V}, I_{ON} = 15 \text{ mA}$		6.5	7.5	Ω
Δr_{on}	ON-state resistance match between channels	V _{CC} = 3.0 V	V _{I/O+,I/O-} = 1.7 V, I _{ON} = 15 mA		0.1		Ω
r _{on (flat)}	ON-state resistance flatness	V _{CC} = 3.0 V	$V_{I/O+,I/O-} = 0$ to 1.7 V, $I_{ON} = 15$ mA		0.5		Ω
l _{OZ}	OFF leakage current	V _{CC} = 3.6 V	Switch OFF , $V_{I/O+,I/O-} = 0$ to 3.6 V, $V_{D+/R, D-/L} = 0$ V			1	μΑ
USB/AU	JDIO SWITCH						
r _{on}	ON-state resistance	V _{CC} = 3.0 V	SEL1 = High, SEL2 = Low, $V_{L/R}$ = -1.8 V, 0 V, 0.7 V, I_{ON} = -26 mA		2.5	3.5	Ω
Δr_{on}	ON-state resistance match between channels	V _{CC} = 3.0 V	SEL1 = High, SEL2 = Low, $V_{L/R}$ = 0.7 V, I_{ON} = -26 mA		0.1		Ω
r _{on (flat)}	ON-state resistance flatness	V _{CC} = 3.0 V	SEL1 = High, SEL2 = Low, V _{L/R} = -1.8 V, 0 V, 0.7 V, I _{ON} = -26 mA		0.1		Ω
r _{SHUNT}	Shunt resistance	V _{CC} = 2.7 V to 5.0 V	Switch OFF, $V_{L/R} = 0.7 \text{ V}$, $I_{SHUNT} = 10 \text{ mA}$		100	200	Ω
DIGITAI	L CONTROL INPUTS (SEL1, S	SEL2)					
V _{IH}	Input logic high	$V_{CC} = 3.3 \text{ V to } 5.0 \text{ V}$		1.3			V
V	Innut logic lour	$V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}$				0.25	V
V_{IL}	Input logic low	$V_{CC} = 3.3 \text{ V to } 5.0 \text{ V}$				0.4	V
I _{IN}	Input leakage current	V _{CC} = 2.7 V to 5.0 V	V _{IN} = 5.0 V V _{IN} = 0 V			±3 ±0.1	μA
r _{PD1} , r _{PD2}	Internal pulldown resistance	V _{CC} = 2.7 V to 5.0 V			3		МΩ

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



6.6 Dynamic Characteristics


 $T_A = -40$ °C to 85°C, typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
MHL/USB S	SWITCH					
t _{pd}	Propagation Delay	V _{CC} = 2.7 V or 3.3 V		0.25		ns
t _{ON}	Turn-on time	RL = 50 Ω, CL = 35 pF	V _{CC} = 2.7 V		60	ns
t _{OFF}	Turn-off time	RL = 50 Ω, CL = 35 pF	$RL = 50 \Omega$, $CL = 35 pF$ $V_{CC} = 2.7 V$		20	ns
t _{SK(O)}	Channel-to-channel skew	V _{CC} = 2.7 V or 3.3 V		15		ps
t _{SK(P)}	Skew of opposite transitions of same output	V _{CC} = 2.7 V or 3.3 V		15		ps
$C_{I/O+(OFF)}$ $C_{I/O-(OFF)}$	OFF capacitance	V _{CC} = 2.7 V or 3.3 V, V _{D0+/D0-} =0 or 3.3 V	Switch OFF	1		pF
C _{I/O+(ON)} C _{I/O-(ON)}	ON capacitance	V _{CC} = 2.7 V or 3.3 V, V _{D0+/D0-} = 0 or 3.3 V	Switch ON	3		pF
C _I	Digital input capacitance	V _{CC} = 2.7 V or 3.3 V, V _I = 0 or 3.3 V		2.5		pF
BW	Bandwidth	V_{CC} = 2.7 V or 3.3 V, R_L = 50 Ω	Switch ON	1.9		GHz
O _{ISO}	OFF Isolation	V_{CC} = 2.7 V or 3.3 V, R_L = 50 Ω , f = 240 MHz	Switch OFF	-35		dB
X _{TALK}	Crosstalk	V_{CC} = 2.5 V or 3.3 V, R_L = 50 Ω , f = 240 MHz	Switch ON	-45		dB
USB/AUDIO	SWITCH		-			
t _{ON}	Turn-on time	$R_L = 50 \Omega, C_L = 35 pF$	V _{CC} = 2.7 V	40		μs
t _{OFF}	Turn-off time	$R_L = 50 \Omega, C_L = 35 pF$	V _{CC} = 2.7 V	15		ns
$C_{L(OFF)}$, $C_{R(OFF)}$	L , R OFF capacitance	$V_{CC} = 2.7 \text{ V to } 4.5 \text{ V}, f = 20 \text{ kHz}$	Switch OFF	1.0		pF
$C_{L(ON)}$, $C_{R(ON)}$	L, R ON capacitance	$V_{CC} = 2.7 \text{ V to } 4.5 \text{ V}, f = 20 \text{ kHz}$	Switch ON	3.5		pF
O _{ISO}	OFF Isolation	V_{CC} = 3.3 V, R_L = 50 Ω , f = 20 kHz	Switch OFF	-85		dB
X_{TALK}	Crosstalk	V_{CC} = 3.3 V, R_L = 50 Ω , f = 20 kHz	Switch ON	-95		dB
THD	Total harmonic distortion	$ \begin{array}{l} V_{CC}=3.3 \text{ V, SEL1}=\text{High, SEL2}=\text{Low,} \\ \text{f}=20 \text{ Hz to } 20 \text{ kHz, } R_{L}=600 \Omega, \\ V_{IN}=2 \text{ Vpp} \end{array} $	Switch ON	0.05%		
SUPPLY					,	
V _{CC}	Power supply voltage			2.7	5.0	V
I _{CC}	Positive supply current	V_{CC} = 2.7 V, 3.6 V, 5.0 V V_{IN} = V_{CC} or GND, $V_{I/O}$ = 0 V, Switch ON or OFF		25	50	μΑ
I _{CC, PD}	Positive supply current (Power-Down Mode)	$V_{CC} = 2.7 \text{ V}, 3.6 \text{ V}, 5.0 \text{ V}, V_{I/O} = 0 \text{ V},$ SEL1 and SEL2 = Low	3	5	μA	
PSRR	Power Supply Rejection Ratio	V_{CC} = 2.7 V, 3.6 V, 5.0 V V_{IN} = V_{CC} +/- 200 R_L = 50 Ω) mVpp	-60		dB
l _{OFF}	Power off leakage current	V _{CC} = 0 V, D+/R, D-/L, D0+, D0-, D1+, D1- V _{IN} = 0 to 4.5 V	·, L,	±0.1		μA

Copyright © 2011–2015, Texas Instruments Incorporated




6.7 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The TS3USBA225 is a 2-channel single-pole triple-throw (SP3T) multiplexer that supports USB 2.0 High-Speed (480 Mbps) signals in all 3 differential channels. The first two high-speed differential channels also support Mobile High Definition Link (MHL) signaling with video resolution and frame rates up to 720p, 60 fps and 1080i, 30 fps. The remaining differential channel can also be used as an audio switch that is designed to allow analog audio signals to swing negatively. This configuration allows the system designer to use a common connector for audio and USB 2.0 or MHL data.

The TS3USBA225 has a V_{CC} range of 2.7 V to 5.0 V with the capability to pass true-ground audio signals down to -1.8 V. The device also supports a power-down mode that can be enabled when both SEL controls are low to minimize current consumption when no signal is transmitting. The TS3USBA225 also features internal shunt resistors on the audio path to reduce clicks and pops that may be heard when the audio switches are selected.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Click and Pop Reduction

The shunt resistors in the TS3USBA225 automatically discharge any capacitance at the L and R terminals when they are not connected to the common D-/L and D+/R paths. This reduces the audible click-and-pop sounds that occur when switching between audio sources. Audible clicks and pops are caused when a step DC voltage is switched into the speaker. By automatically discharging the side that is not connected, any residual DC voltage is removed, thereby reducing the clicks and pops.



Feature Description (continued)

7.3.2 Negative Signal Swing Capability

The TS3USBA225 has an analog audio path L and R that can support negative signals that pass below ground without distortion. These analog switches operate from –1.8 V to 4.3 V.

7.4 Device Functional Modes

7.4.1 High Impedance (Hi-Z) Mode

The TS3USBA225 has a Hi-Z mode that places the device's signal paths in a high impedance state when there is no power supplied to the TS3USBA225 V_{CC} pin. This mode will isolate the signal bus in a powered off situation so that it may not interfere with other devices that maybe sharing the bus.

7.4.1.1 Power-Down Mode

The TS3USBA225 has a power-down mode that reduces the power consumption to 3 µA when the device is not in use. To put the device in power-down mode and disable the switch, the SEL1 and SEL2 pins must be supplied with a logic low signal.

7.4.2 Device Functional Modes

Table 1 is the function table for the TS3USBA225.

Table 1. Function Table

SEL1	SEL2	V _{CC}	L,R	D0+, D0-	D1+, D1-	MODE
X	Χ	L	OFF	OFF	OFF	Hi-Z Mode
L	L	Н	OFF	OFF	OFF	Power-Down Mode
L	Н	Н	OFF ⁽¹⁾	ON	OFF	MHL/USB Mode 1
Н	L	Н	ON	OFF	OFF	USB/Audio Mode
Н	Н	Н	OFF ⁽¹⁾	OFF	ON	MHL/USB Mode 2

(1) 100Ω shunt resistors are enabled in this state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TS3USBA225 is typically used to route signals from one USB connector to multiple signal paths in a system including an analog audio/negative signal path. All signal paths through the device are unbuffered bidirectional path which can represented by perfect 0 Ω impedance wire in an ideal case. All signal paths can handle USB 2.0 signals but the L and R paths are the only paths that can support a negative signal.

8.2 Typical Application




Figure 13. Application Block Diagram

8.2.1 Design Requirements

Design requirements of the USB 1.0, 1.1, and 2.0 standards should be followed.

TI recommends that the digital control pins SEL1 and SEL2 be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating logic pin.


8.2.2 Detailed Design Procedure

The TS3USB221 can be properly operated without any external components. However, it is recommended that unused pins should be connected to ground through a 50 Ω resistor to prevent signal reflections back into the device.



Typical Application (continued)

8.2.3 Application Curves



Switch)




Figure 15. Eye Pattern: 480-Mbps USB 2.0 Eye Pattern for **USB Switch**




Figure 16. MHL Eye Pattern: 480p 60 fps (No Switch)




Figure 17. MHL Eye Pattern: 480p 60 fps (With Switch)




Figure 18. MHL Eye Pattern: 720p 60 fps, 1080i 30fps (No Switch)




Figure 19. MHL Eye Pattern: 720p 60 fps, 1080i 30fps (With Switch)



9 Power Supply Recommendations

Power to the device is supplied through the V_{CC} pin and should follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin V_{CC} to help smooth out low frequency noise to provide better load regulation across the frequency spectrum.

10 Layout

10.1 Layout Guidelines

Place supply bypass capacitors as close to V_{CC} pin as possible and avoid placing the bypass caps near the D+/D- traces.

The high-speed D+/D- traces should always be matched lengths and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Take precaution when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.

Route all high-speed USB signal traces over continuous planes (V_{CC} or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 20.




Figure 20. Four-Layer Board Stack-Up

The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* (SCAA082) and *USB 2.0 Board Design and Layout Guidelines* (SPRAAR7).



10.2 Layout Example




Figure 21. Layout Schematic



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

s s



PACKAGE OPTION ADDENDUM

23-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS3USBA225RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(LQ7 ~ LQR)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






23-Aug-2015

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USBA225RUTR	UQFN	RUT	12	3000	180.0	9.5	1.9	2.3	0.75	4.0	8.0	Q1
TS3USBA225RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1

www.ti.com 3-Aug-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3USBA225RUTR	UQFN	RUT	12	3000	184.0	184.0	19.0	
TS3USBA225RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0	

RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. QFN (Quad Flatpack No-Lead) package configuration.



RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exersize extreme caution.
 - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 - I. Component placement force should be minimized to prevent excessive paste block deformation.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.