

## 0.7-Ω DUAL SPDT ANALOG SWITCH WITH NEGATIVE RAIL CAPABILITY AND 1.8-V COMPATIBLE INPUT LOGIC

Check for Samples: [TS5A22366](#)

### FEATURES

- **Negative Signaling Capability:** Maximum Swing From  $-2.75\text{ V}$  to  $2.75\text{ V}$  ( $V_+ = 2.75\text{ V}$ )
- **Low ON-State Resistance ( $0.7\ \Omega$  Typ)**
- **Excellent ON-State Resistance Matching**
- **1.8-V Compatible Control Input Threshold Independent of  $V_+$**
- **Control Inputs Are 5.5-V Tolerant**
- **2.25-V to 5.5-V Power Supply ( $V_+$ )**
- **Low Charge Injection**
- **Specified Break-Before-Make Switching**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**

- **ESD Performance Tested Per JESD 22**
  - 2500-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
  - 200-V Machine Model (A115-A)


### APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio Routing
- Portable Media Players

#### YFC PACKAGE TERMINAL ASSIGNMENTS

D	NC1	$V_+$	NC2
C	COM1	GND	COM2
B	NO1	GND	NO2
A	IN1	N.C. <sup>(1)</sup>	IN2
	<b>1</b>	<b>2</b>	<b>3</b>

#### YFC PACKAGE



(1) N.C. –No internal connection

### DESCRIPTION

The TS5A22366 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 2.25 V to 5.5 V. The device features negative signal capability that allows signals below ground to pass through the switch without distortion.

The break-before-make feature prevents signal distortion during the transferring of a signal from one path to another. Low ON-state resistance, excellent channel-to-channel ON-state resistance matching, and minimal total harmonic distortion (THD) performance are ideal for audio applications.

The TS5A22366 is available as a ultra small 1.6 mm × 1.2 mm wafer-chip-scale package (WCSP) (0.4 mm pitch).

### ORDERING INFORMATION

For package and ordering information, see the Package Option Addendum at the end of this document.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**Table 1. SUMMARY OF CHARACTERISTICS** $V_+ = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

Configuration	2:1 Multiplexer/Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance ( $r_{on}$ )	0.8 $\Omega$
ON-state resistance match ( $\Delta r_{on}$ )	0.08 $\Omega$
ON-state resistance flatness ( $r_{ON(flat)}$ )	0.3 $\Omega$
Turn-on/turn-off time ( $t_{ON}/t_{OFF}$ )	199 ns/182 ns
Break-before-make time ( $t_{BBM}$ )	7.1 ns
Charge injection ( $Q_C$ )	120 pC
Bandwidth (BW)	32 MHz
OFF isolation ( $O_{ISO}$ )	-70 dB at 100 kHz
Crosstalk ( $X_{TALK}$ )	-70 dB at 100 kHz
Total harmonic distortion (THD)	0.01%
Package option	12-pin WCSP (YFC)

**Table 2. FUNCTION TABLE**

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON

APPLICATION BLOCK DIAGRAM




Figure 1. TS5A22366 Application Block Diagram

Negative Signaling Capacity

The TS5A22366 dual SPDT switch features negative signal capability that allows signals below ground to pass through without distortion. These analog switches operate from a single +2.3-V to +5.5-V supply. The input/output signal swing of the device is dependant of the supply voltage  $V_+$ : the devices pass signals as high as  $V_+$  and as low as  $V_+ - 5.5$  V, including signals below ground with minimal distortion.

Table 3 shows the input/output signal swing the user can get with different supply voltages.

Table 3. Input/Output Signal Swing

SUPPLY VOLTAGE, $V_+$	MINIMUM ( $V_{NC}, V_{NO}, V_{COM}$ ) = $V_+ - 5.5$	MAXIMUM ( $V_{NC}, V_{NO}, V_{COM}$ ) = $V_+$
5.5 V	0 V	5.5 V
4.2 V	-1.3 V	4.2 V
3.3 V	-2.2 V	3.3 V
3 V	-2.5 V	3 V
2.5 V	-3 V	2.5 V

**ABSOLUTE MINIMUM AND MAXIMUM RATINGS<sup>(1) (2)</sup>**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_+$	Supply voltage range <sup>(3)</sup>	-0.5	6	V
$V_{NC}$ $V_{NO}$ $V_{COM}$	Analog voltage range <sup>(3) (4) (5)</sup>	$V_+ - 6$	$V_+ + 0.5$	V
$I_K$	Analog port diode current <sup>(6)</sup>	$V_+ < V_{NC}, V_{NO}, V_{COM} < 0$		V
$I_{NC}$ $I_{NO}$ $I_{COM}$	ON-state switch current	-150	150	mA
	ON-state peak switch current <sup>(7)</sup>	-300	300	
$V_I$	Digital input voltage range	-0.5	6.5	V
$I_{IK}$	Digital input clamp current <sup>(3) (4)</sup>	$V_{IO} < V_I < 0$		mA
$I_{GND}$ $I_+$	Continuous current through $V_+$ or GND	-100	100	mA
$T_{stg}$	Storage temperature range	-65	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Requires clamp diodes on analog port to  $V_+$ .
- (7) Pulse at 1-ms duration <10% duty cycle

**THERMAL IMPEDANCE RATINGS**

			UNIT
$\theta_{JA}$	Package thermal impedance <sup>(1)</sup>	YFC package	106.2 °C/W

- (1) The package thermal impedance is calculated in accordance with JESD 51-7.

**ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY<sup>(1)</sup>**
 $V_+ = 2.25\text{ V to }2.7\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT	
<b>Analog Switch</b>									
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$				$V_+ - 5.5$		$V_+$	$\Omega$	
ON-state resistance	$r_{on}$	$V_{NC}$ or $V_{NO} = V_+, 1.5\text{ V}$ , $V_+ - 5.5\text{ V}$ $I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 15</a>	25°C	2.25 V		1	1.8	$\Omega$	
			Full				2		
ON-state resistance match between channels	$\Delta r_{on}$	$V_{NC}$ or $V_{NO} = 1.5\text{ V}$ , $I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 15</a>	25°C	2.25 V		0.05	1	$\Omega$	
			Full				1		
ON-state resistance flatness	$r_{on(flat)}$	$V_{NC}$ or $V_{NO} = V_+, 1.5\text{ V}$ , $V_+ - 5.5\text{ V}$ $I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 16</a>	25°C	2.25 V		0.53	1.5	$\Omega$	
			Full				1.6		
NC, NO OFF leakage current	$I_{NC(OFF)}, I_{NO(OFF)}$	$V_{NC} = 2.25, V_+ - 5.5\text{ V}$ $V_{COM} = V_+ - 5.5\text{ V}$ , 2.25, $V_{NO} = \text{Open}$ , or $V_{NO} = 2.25, V_+ - 5.5\text{ V}$ $V_{COM} = V_+ - 5.5\text{ V}$ , 2.25, $V_{NC} = \text{Open}$ , Switch OFF, See <a href="#">Figure 16</a>	25°C	2.7 V			-50	50	nA
			Full				-375	375	
COM ON leakage current	$I_{COM(ON)}$	$V_{NC}$ and $V_{NO} = \text{Open}$ , $V_{COM} = V_+, V_+ - 5.5\text{ V}$ , See <a href="#">Figure 17</a>	25°C	2.7 V			-50	50	nA
			Full				-375	375	
<b>Digital Control Inputs (IN, EN)<sup>(2)</sup></b>									
Input logic high	$V_{IH}$		Full		1.05		5.5	V	
Input logic low	$V_{IL}$		Full				0.65	V	
Input leakage current	$I_{IH}, I_{IL}$	$V_{IN} = 1.8\text{ V or GND}$	25°C	2.7 V			-700	700	nA
			Full				-700	700	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY<sup>(1)</sup> (continued)**
 $V_+ = 2.25\text{ V to }2.7\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Dynamic</b>									
Turn-on time	$t_{ON}$	$V_{COM} = V_+$ , $R_L = 300\ \Omega$ ,	$C_L = 35\text{ pF}$ , See <a href="#">Figure 19</a>	25°C	2.5 V		193	297	ns
				Full	2.25 V to 2.7 V			350	
Turn-off time	$t_{OFF}$	$V_{COM} = V_+$ , $R_L = 300\ \Omega$ ,	$C_L = 35\text{ pF}$ , See <a href="#">Figure 19</a>	25°C	2.5 V			266	ns
				Full	2.25 V to 2.7 V			320	
Break-before-make time	$t_{BBM}$	$V_{NC} = V_{NO} = V_+/2$ $R_L = 300\ \Omega$ ,	$C_L = 35\text{ pF}$ , See <a href="#">Figure 20</a>	25°C	2.5 V	1	15.6		ns
Charge injection	$Q_C$	$V_{GEN} = 0$ , $R_{GEN} = 0$ ,	$C_L = 1\text{ nF}$ , See <a href="#">Figure 24</a>	25°C	2.5 V		91		pC
NC, NO OFF capacitance	$C_{NC(OFF)}$ , $C_{NO(OFF)}$	$V_{NC}$ or $V_{NO} = V_+$ or GND, Switch OFF,	See <a href="#">Figure 18</a>	25°C	2.5 V		51		pF
NC, NO ON capacitance	$C_{NC(ON)}$ , $C_{NO(ON)}$	$V_{NC}$ or $V_{NO} = V_+$ or GND, Switch OFF,	See <a href="#">Figure 18</a>	25°C	2.5 V		181		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See <a href="#">Figure 18</a>	25°C	2.5 V		181		pF
Digital input capacitance	$C_I$	$V_I = V_+$ or GND	See <a href="#">Figure 18</a>	25°C	2.5 V		3		pF
Bandwidth	BW	$R_L = 50\ \Omega$ ,	Switch ON, See <a href="#">Figure 20</a>	25°C	2.5 V		32		MHz
OFF isolation	$O_{ISO}$	$R_L = 50\ \Omega$ , Switch OFF, See <a href="#">Figure 22</a>	$f = 100\text{ kHz}$ ,	25°C	2.5 V		-70		dB
			$f = 1\text{ MHz}$ ,				-50		
			$f = 5\text{ MHz}$ ,				-35		
Crosstalk	$X_{TALK}$	$R_L = 50\ \Omega$ , Switch ON, See <a href="#">Figure 23</a>	$f = 100\text{ kHz}$ ,	25°C	2.5 V		-70		dB
			$f = 1\text{ MHz}$ ,				-50		
			$f = 5\text{ MHz}$ ,				-35		
Total harmonic distortion	THD	$R_L = 600\ \Omega$ , $C_L = 50\text{ pF}$ ,	$f = 20\text{ Hz to }20\text{ kHz}$ , See <a href="#">Figure 25</a>	25°C	2.5 V		0.02		%
<b>Supply</b>									
Positive supply current	$I_+$	$V_I = 1.8\text{ V or GND}$ ,		Full	2.7 V		6	12	$\mu\text{A}$

**ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY<sup>(1)</sup>**
 $V_+ = 3\text{ V to }3.6\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$				$V_+ - 5.5$		$V_+$	$\Omega$
ON-state resistance	$r_{on}$	$V_{NC}$ or $V_{NO} \leq V_+, 1.5\text{ V}, V_+ - 5.5\text{ V}, I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 15</a>	25°C Full	3 V		0.8 1.3		$\Omega$
ON-state resistance match between channels	$\Delta r_{on}$	$V_{NC}$ or $V_{NO} = 1.5\text{ V}, I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 15</a>	25°C Full	3 V		0.08 0.17		$\Omega$
ON-state resistance flatness	$r_{on(flat)}$	$V_{NC}$ or $V_{NO} \leq V_+, 1.5\text{ V}, V_+ - 5.5\text{ V}, I_{COM} = -100\text{ mA}$ , Switch ON, See <a href="#">Figure 16</a>	25°C Full	3 V		0.3 0.65		$\Omega$
NC, NO OFF leakage current	$I_{NC(OFF)}, I_{NO(OFF)}$	$V_{NC} = 3, V_+ - 5.5\text{ V}, V_{COM} = V_+ - 5.5\text{ V}, 3, V_{NO} = \text{Open}$ , or $V_{NO} = 3, V_+ - 5.5\text{ V}, V_{COM} = V_+ - 5.5\text{ V}, 3, V_{NC} = \text{Open}$ , Switch OFF, See <a href="#">Figure 16</a>	25°C Full	3.6 V	-50 -375		50 375	nA
COM ON leakage current	$I_{COM(ON)}$	$V_{NC}$ and $V_{NO} = \text{Open}, V_{COM} = V_+, V_+ - 5.5\text{ V}$ , Switch ON, See <a href="#">Figure 17</a>	25°C Full	3.6 V	-50 -375		50 375	nA
<b>Digital Control Inputs (IN, EN)<sup>(2)</sup></b>								
Input logic high	$V_{IH}$		Full		1.05		5.5	V
Input logic low	$V_{IL}$		Full				0.65	V
Input leakage current	$I_{IH}, I_{IL}$	$V_{IN} = 1.8\text{ V or GND}$	25°C Full	3.6 V	-920 -920		920 920	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY<sup>(1)</sup> (continued)**
 $V_+ = 3\text{ V to }3.6\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Dynamic</b>								
Turn-on time	$t_{ON}$	$V_{COM} = V_+$ , $R_L = 300\ \Omega$ ,	$C_L = 35\ \text{pF}$ , See <a href="#">Figure 19</a>	25°C	3.3 V	199	313	ns
				Full	3 V to 3.6 V		370	
Turn-off time	$t_{OFF}$	$V_{COM} = V_+$ , $R_L = 300\ \Omega$ ,	$C_L = 35\ \text{pF}$ , See <a href="#">Figure 19</a>	25°C	3.3 V	182	289.9	ns
				Full	3 V to 3.6 V		350	
Break-before-make time	$t_{BBM}$	$V_{NC} = V_{NO} = V_+/2$ $R_L = 300\ \Omega$ ,	$C_L = 35\ \text{pF}$ , See <a href="#">Figure 20</a>	25°C	3.3 V	1	7.1	ns
Charge injection	$Q_C$	$V_{GEN} = 0$ , $R_{GEN} = 0$ ,	$C_L = 1\ \text{nF}$ , See <a href="#">Figure 24</a>	25°C	3.3 V		120	pC
NC, NO OFF capacitance	$C_{NC(OFF)}$ , $C_{NO(OFF)}$	$V_{NC}$ or $V_{NO} = V_+$ or $V_+ - 5.5\ \text{V}$ , Switch OFF,	See <a href="#">Figure 18</a>	25°C	3.3 V		50	pF
NC, NO ON capacitance	$C_{NC(ON)}$ , $C_{NO(ON)}$	$V_{NC}$ or $V_{NO} = V_+$ or GND, Switch OFF,	See <a href="#">Figure 18</a>	25°C	3.3 V		180	pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See <a href="#">Figure 18</a>	25°C	3.3 V		180	pF
Digital input capacitance	$C_I$	$V_I = V_+$ or GND	See <a href="#">Figure 18</a>	25°C	3.3 V		3	pF
Bandwidth	BW	$R_L = 50\ \Omega$ ,	Switch ON, See <a href="#">Figure 20</a>	25°C	3.3 V		32	MHz
OFF isolation	$O_{ISO}$	$R_L = 50\ \Omega$ , Switch OFF, See <a href="#">Figure 22</a>	$f = 100\ \text{kHz}$ , $f = 1\ \text{MHz}$ , $f = 5\ \text{MHz}$ ,	25°C	3.3 V		-70	dB
							-50	
							-35	
Crosstalk	$X_{TALK}$	$R_L = 50\ \Omega$ , Switch ON, See <a href="#">Figure 23</a>	$f = 100\ \text{kHz}$ , $f = 1\ \text{MHz}$ , $f = 5\ \text{MHz}$ ,	25°C	3.3 V		-70	dB
							-50	
							-35	
Total harmonic distortion	THD	$R_L = 600\ \Omega$ , $C_L = 50\ \text{pF}$ ,	$f = 20\ \text{Hz to }20\ \text{kHz}$ , See <a href="#">Figure 25</a>	25°C	3.3 V		0.01	%
<b>Supply</b>								
Positive supply current	$I_+$	$V_I = 1.8\ \text{V}$ or GND		Full	3.6 V		6 13	$\mu\text{A}$



**ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY<sup>(1)</sup>**
 $V_+ = 4.5\text{ V to }5.5\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$				$V_+ - 5.5$		$V_+$	$\Omega$
ON-state resistance	$r_{on}$	$V_{NC}$ or $V_{NO} = V_+, 1.5\text{V}, V_+ - 5.5\text{V}$ $I_{COM} = -100\text{ mA}$ ,	Switch ON, See <a href="#">Figure 15</a>	25°C Full	4.5 V	0.7	1 1.36	$\Omega$
ON-state resistance match between channels	$\Delta r_{on}$	$V_{NC}$ or $V_{NO} = 1.5\text{ V}$ , $I_{COM} = -100\text{ mA}$ ,	Switch ON, See <a href="#">Figure 15</a>	25°C Full	4.5 V	0.1	0.2 0.3	$\Omega$
ON-state resistance flatness	$r_{on(flat)}$	$V_{NC}$ or $V_{NO} = V_+, 1.5\text{V}, V_+ - 5.5\text{V}$ $I_{COM} = -100\text{ mA}$ ,	Switch ON, See <a href="#">Figure 16</a>	25°C Full	4.5 V	0.135	0.37 0.51	$\Omega$
NC, NO OFF leakage current	$I_{NC(OFF)}, I_{NO(OFF)}$	$V_{NC} = 4.5, V_+ - 5.5\text{ V}$ $V_{COM} = V_+ - 5.5\text{ V}, 4.5,$ $V_{NO} = \text{Open},$ or $V_{NO} = 4.5, V_+ - 5.5\text{ V}$ $V_{COM} = V_+ - 5.5\text{ V}, 4.5,$ $V_{NC} = \text{Open},$	Switch OFF, See <a href="#">Figure 16</a>	25°C Full	5.5 V	-50	50 375	nA
COM ON leakage current	$I_{COM(ON)}$	$V_{NC}$ and $V_{NO} = \text{Open},$ $V_{COM} = V_+, V_+ - 5.5\text{ V},$	Switch ON, See <a href="#">Figure 17</a>	25°C Full	5.5 V	-50	50 375	nA
<b>Digital Control Inputs (IN, EN)<sup>(2)</sup></b>								
Input logic high	$V_{IH}$			Full		1.05	5.5	V
Input logic low	$V_{IL}$			Full			0.65	V
Input leakage current	$I_{IH}, I_{IL}$	$V_{IN} = 1.8\text{ V or }0$		25°C Full	5.5 V	-1.5	1.5 1.5	$\mu\text{A}$

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY<sup>(1)</sup> (continued)**
 $V_+ = 4.5 \text{ V to } 5.5 \text{ V}$ ,  $T_A = -40^\circ\text{C to } 85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Dynamic</b>									
Turn-on time	$t_{ON}$	$V_{COM} = V_+$ , $R_L = 300 \Omega$ ,	$C_L = 35 \text{ pF}$ , See <a href="#">Figure 19</a>	25°C	5 V	230	374		ns
				Full	4.5 V to 5.5 V		470		
Turn-off time	$t_{OFF}$	$V_{COM} = V_+$ , $R_L = 300 \Omega$ ,	$C_L = 35 \text{ pF}$ , See <a href="#">Figure 19</a>	25°C	5 V	206	325		ns
				Full	4.5 V to 5.5 V		380		
Break-before-make time	$t_{BBM}$	$V_{NC} = V_{NO} = V_+/2$ , $R_L = 300 \Omega$ ,	$C_L = 35 \text{ pF}$ , See <a href="#">Figure 20</a>	25°C	3.3 V	1	3		ns
Charge injection	$Q_C$	$V_{GEN} = 0$ , $R_{GEN} = 0$ ,	$C_L = 1 \text{ nF}$ , See <a href="#">Figure 24</a>	25°C	5 V		168		pC
NC, NO OFF capacitance	$C_{NC(OFF)}$ , $C_{NO(OFF)}$	$V_{NC}$ or $V_{NO} = V_+$ or $V_+ - 5.5 \text{ V}$ , Switch OFF,	See <a href="#">Figure 18</a>	25°C	5 V		48		pF
NC, NO ON capacitance	$C_{NC(ON)}$ , $C_{NO(ON)}$	$V_{NC}$ or $V_{NO} = V_+$ or $V_+ - 5.5 \text{ V}$ , Switch ON,	See <a href="#">Figure 18</a>	25°C	5 V		176		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See <a href="#">Figure 18</a>	25°C	5 V		176		pF
Digital input capacitance	$C_I$	$V_I = V_+$ or GND	See <a href="#">Figure 18</a>	25°C	5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$ ,	Switch ON, See <a href="#">Figure 20</a>	25°C	5 V		32		MHz
OFF isolation	$O_{ISO}$	$R_L = 50 \Omega$ , Switch OFF, See <a href="#">Figure 22</a>	$f = 100 \text{ kHz}$	25°C	5 V			-70	dB
			$f = 1 \text{ MHz}$					-50	
			$f = 5 \text{ MHz}$					-35	
Crosstalk	$X_{TALK}$	$R_L = 50 \Omega$ , Switch ON, See <a href="#">Figure 23</a>	$f = 100 \text{ kHz}$	25°C	5 V			-70	dB
			$f = 1 \text{ MHz}$					-50	
			$f = 5 \text{ MHz}$					-35	
Total harmonic distortion	THD	$R_L = 600 \Omega$ , $C_L = 50 \text{ pF}$ ,	$f = 20 \text{ Hz to } 20 \text{ kHz}$ , See <a href="#">Figure 25</a>	25°C	5 V		0.01		%
<b>Supply</b>									
Positive supply current	$I_+$	$V_I = 1.8 \text{ V or GND}$		Full	5.5 V		7	14	$\mu\text{A}$

TYPICAL PERFORMANCE




Figure 2.  $r_{on}$  vs  $V_{IN}$




Figure 3.  $r_{on}$  vs  $V_{IN}$  ( $V_+ = 2.5$  V)




Figure 4.  $r_{on}$  vs  $V_{IN}$  ( $V_+ = 3.3$  V)




Figure 5.  $r_{on}$  vs  $V_{IN}$  ( $V_+ = 5$  V)




Figure 6. Leakage Current vs Temperature






Figure 7. Charge Injection ( $Q_C$ ) vs  $V_{COM}$  ( $V_+ = 5$  V)


**TYPICAL PERFORMANCE (continued)**




**Figure 8.  $t_{ON}$  and  $t_{OFF}$  vs Supply Voltage**




**Figure 9. Bandwidth ( $V_+ = 2.5\text{ V}$ )**




**Figure 10. OFF Isolation vs Frequency**



**Figure 11. Crosstalk ( $V_+ = 3.3\text{ V}$ )**




**Figure 12. Total Harmonic Distortion vs Frequency**



**Figure 13. Power-Supply Current vs  $V_+$**

**TYPICAL PERFORMANCE (continued)**



**Figure 14. Control Input Thresholds**

PARAMETER MEASUREMENT INFORMATION




Figure 15. ON-state Resistance ( $r_{ON}$ )




Figure 16. OFF-State Leakage Current  
 ( $I_{COM(OFF)}$ ,  $I_{NC(OFF)}$ ,  $I_{COM(PWROFF)}$ ,  $I_{NC(PWROFF)}$ )

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 17. ON-State Leakage Current ( $I_{COM(ON)}$ ,  $I_{NC(ON)}$ )




Figure 18. Capacitance ( $C_I$ ,  $C_{COM(OFF)}$ ,  $C_{COM(ON)}$ ,  $C_{NC(OFF)}$ ,  $C_{NC(ON)}$ )

- A. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .
- B.  $C_L$  includes probe and jig capacitance.

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 19. Turn-On (t<sub>ON</sub>) and Turn-Off Time (t<sub>OFF</sub>)

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.




Figure 20. Break-Before-Make Time (t<sub>BBM</sub>)



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 21. Bandwidth (BW)




Figure 22. OFF Isolation ( $O_{ISO}$ )





Figure 23. Crosstalk ( $X_{TALK}$ )


- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.
- B.  $C_L$  includes probe and jig capacitance.

**PARAMETER MEASUREMENT INFORMATION (continued)**



**Figure 24. Charge Injection ( $Q_C$ )**

A.  $C_L$  includes probe and jig capacitance.



**Figure 25. Total Harmonic Distortion (THD)**

---

**REVISION HISTORY**

<b>Changes from Revision A (August 2009) to Revision B</b>	<b>Page</b>
• Removed QFN reference from product description. ....	<a href="#">1</a>
• Changed Analog signal range MIN value from $V_+ - 0.5$ to $V_+ - 5.5$ .....	<a href="#">7</a>

---

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS5A22366YFCR	ACTIVE	DSBGA	YFC	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(3A2 ~ 3AN)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A22366YFCR	DSBGA	YFC	12	3000	178.0	9.2	1.29	1.69	0.73	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A22366YFCR	DSBGA	YFC	12	3000	220.0	220.0	35.0



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE BOARD LAYOUT


YFC0012

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:50X



SOLDER MASK DETAILS  
NOT TO SCALE

4223537/A 02/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YFC0012

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:50X

4223537/A 02/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.