

SCDS195A - MAY 2005 - REVISED SEPTEMBER 2012

0.9-Ω DUAL SPST ANALOG SWITCH 5-V/3.3-V 2-CHANNEL ANALOG SWITCH

Check for Samples: TS5A23167

•

APPLICATIONS

Cell Phones

Portable Instrumentation

Communication Circuits

Computer Peripherals

YZP PACKAGE

(BOTTOM VIEW)

Audio and Video Signal Routing

Low-Voltage Data Acquisition Systems

Wireless Terminals and Peripherals

NC2

IN1

V.

COM2

PDAs

Modems

GND


IN2

COM1

Hard Drives

FEATURES

- Isolation in Powered-Off Mode, V₊ = 0
- Low ON-State Resistance (0.9 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model(A114-B, Class II)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The TS5A23167 is a dual single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Tape and reel	TS5A23167YZPR	J87
	SSOP – DCT	Tape and reel	TS5A23167DCTR	JAP_
	VSSOP – DCU (Pb-free)	Tape and reel	TS5A23167DCUR	JAP_

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The acutal top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCDS195A-MAY 2005-REVISED SEPTEMBER 2012

www.ti.com

SUMMARY OF CHAP	RACTERISTICS ⁽¹⁾
Configuration	Dual Single Pole Single Throw (2 × SPST)
Number of channels	2
ON-state resistance (r _{on})	0.9 Ω
ON-state resistance match (Δr_{on})	0.1 Ω
ON-state resistance flatness (ron(flat))	0.25 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	7.5 ns/9 ns
Charge injection (Q _C)	6 pC
Bandwidth (BW)	150 MHz
OFF isolation (O _{ISO})	-62 dB at 1 MHz
Crosstalk (X _{TALK})	-85 dB at 1 MHz
Total harmonic distortion (THD)	0.005%
Leakage current (I _{COM(OFF)})	±20 nA
Power-supply current (I ₊)	0.1 µA
	8-pin VSSOP
Package option	8-pin YZP

(1) $V_+ = 5 V, T_A = 25^{\circ}C$

FUNCTION TABLE

IN	NC TO COM, COM TO NC
L	ON
Н	OFF

Absolute Maximum Ratings⁽¹⁾ ⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾		-0.5	6.5	V
V _{NC} V _{COM}	Analog voltage range ^{(3) (4) (5)}		-0.5	V ₊ + 0.5	V
Ι _K	Analog port diode current	$V_{NC}, V_{COM} < 0$	-50		mA
I _{NC}	On-state switch current		-200	200	~ ^
ICOM	On-state peak switch current ⁽⁶⁾	$V_{\rm NC}$, $V_{\rm COM} = 0$ to V ₊	-400	400	mA
VI	Digital input voltage range ^{(3) (4)}		-0.5	6.5	V
I _{IK}	Digital clamp current	V _I < 0	-50		mA
l+	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100	100	mA
		DCT package		220	
θ_{JA}	Package thermal impedance ⁽⁷⁾	DCU package		227	°C/W
		YZP package		102	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

(6) Pulse at 1-ms duration < 10% duty cycle.

(7) The package thermal impedance is calculated in accordance with JESD 51-7.

2 Submit Documentation Feedback



TS5A23167

www.ti.com

Electrical Characteristics for 5-V Supply⁽¹⁾

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	TA	V.	MIN	TYP	MAX	UNIT
Analog Switch					1	1			
Analog signal range	V _{COM} , V _{NC}					0		V+	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	4.5 V		0.9	1.1 1.2	Ω
ON-state resistance	r _{on}	V _{NC} = 2.5 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	4.5 V		0.75	0.9 1	Ω
ON-state resistance match between channels	Δr _{on}	$V_{NC} = 2.5 V,$ $I_{COM} = -100 mA,$	Switch ON, See Figure 13	25°C Full	4.5 V		0.04	0.1	Ω
ON-state resistance		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.2		
flatness	r _{on(flat)}	$V_{NC} = 1 \text{ V}, 1.5 \text{ V}, 2.5 \text{ V},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	4.5 V		0.15	0.25 0.25	Ω
		V _{NC} = 1 V,		25°C		0 V	4	20	
NC OFF leakage current	I _{NC(OFF)}	$\begin{array}{l} V_{COM} = 4.5 \ V, \\ or \\ V_{NC} = 4.5 \ V, \\ V_{COM} = 1 \ V, \end{array}$	Switch OFF, See Figure 14	Full	5.5 V	-150		150	nA
	$V_{NC} = 0 \text{ to } 5.5 \text{ V},$ Switch OFF, 25°C 0 V -10	-10	0.2	10	μA				
	I _{NC(PWROFF)}	$V_{COM} = 5.5 V \text{ to } 0,$	See Figure 14	Full	0 0	-50		50	μA
		$V_{COM} = 1 V,$		25°C		0 V	4	20	
COM OFF leakage current	I _{COM(OFF)}	COM(OFF) $V_{NC} = 4.5 V,$ or $V_{COM} = 4.5 V,$ $V_{NC} = 1 V,$	Switch OFF, See Figure 14	Full	5.5 V	-150		150	nA
	I	$V_{COM} = 0$ to 5.5 V,	Switch OFF,	25°C	0 V	-10	0.2	10	μA
	ICOM(PWROFF)	$V_{\rm NC} = 5.5 \text{V}$ to 0,	See Figure 14	Full	0 0	-50		50	μΑ
		$V_{NC} = 1 V$,		25°C		-5	0.4	5	
NC ON leakage current	I _{NC(ON)}	V_{COM} = Open, or V_{NC} = 4.5 V, V_{COM} = Open,	Switch ON, See Figure 15	Full	5.5 V	-50		50	nA
		$V_{COM} = 1 V,$		25°C		-5	0.4	5	
COM ON leakage current	I _{COM(ON)}	$\label{eq:VNC} \begin{array}{l} V_{NC} = \text{Open}, \\ \text{or} \\ V_{COM} = 4.5 \ \text{V}, \\ V_{NC} = \text{Open}, \end{array}$	Switch ON, See Figure 15	Full	5.5 V	-50		50	nA
Digital Control Input	s (IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		2.4		5.5	V
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	5.5 V	-2 -20	0.3	2 20	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

STRUMENTS

EXAS

Electrical Characteristics for 5-V Supply⁽¹⁾ (continued)

 $V_{+} = 4.5$ V to 5.5 V, $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic		·			•				
			0 05 -5	25°C	5 V	1	4.5	7.5	
Turn-on time	t _{ON}	$V_{\rm COM} = V_+, \\ R_{\rm L} = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	1		9	ns
			0 05 - 5	25°C	5 V	4.5	8	11	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	3.5		13	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0 ,	C _L = 1 nF, See Figure 21	25°C	5 V		6		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 16	25°C	5 V		19		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	5 V		18		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	5 V		35.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_+ \text{ or GND},$ Switch ON,	See Figure 16	25°C	5 V		35.5		pF
Digital input capacitance	Cl	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	5 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, See Figure 19	25°C	5 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	Switch ON, See Figure 20	25°C	5 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	5 V		0.00 5		%
Supply									
Positive supply	1	V = V or CND	Switch ON or OFF	25°C	- 5.5 V		0.01	0.1	
current	I+	$V_1 = V_+$ or GND,	Switch ON OF OFF	Full	5.5 V			1	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_{+} = 3 V$ to 3.6 V, $T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V.	MIN	TYP	MAX	UNIT
Analog Switch				r.					
Analog signal range	V _{COM} , V _{NC}					0		V+	V
Peak ON resistance	r _{peak}	$\begin{array}{l} 0 \leq V_{NC} \leq V_{+}, \\ I_{COM} = -100 \text{ mA}, \end{array}$	Switch ON, See Figure 13	25°C Full	3 V		1.3	1.6 1.8	Ω
ON-state resistance	r _{on}	V _{NC} = 2 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	3 V		1.1	1.5 1.7	Ω
ON-state resistance match between channels	Δr_{on}	V _{NC} = 2 V, 0.8 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	3 V		0.04	0.1 0.1	Ω
ON-state resistance		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.3		
flatness	r _{on(flat)}	$V_{NC} = 2 V, 0.8 V,$ $I_{COM} = -100 mA,$	Switch ON, See Figure 13	25°C Full	3 V		0.15	0.25 0.25	Ω
		V _{NC} = 1 V,		25°C		-5	0.5	5	
NC OFF leakage current	I _{NC(OFF)}	$V_{COM} = 3 V,$ or $V_{NC} = 3 V,$ $V_{COM} = 1 V,$	Switch OFF, See Figure 14	Full	3.6 V	-50		50	nA
-		$V_{NC} = 0$ to 3.6 V,	Switch OFF,	25°C	0.14	-5	0.1	5	
	I _{NC(PWROFF)}	$V_{COM} = 3.6 V \text{ to } 0,$	See Figure 14	Full	0 V	-25		25	μA
		$V_{COM} = 1 V,$		25°C		-5	0.5	5	
COM OFF leakage current	I _{COM(OFF)}	$V_{NC} = 3 V,$ or $V_{COM} = 3 V,$ $V_{NC} = 1 V,$	Switch OFF, See Figure 14	Full	3.6 V	-50		50	nA
		V _{COM} = 0 to 3.6 V,	Switch OFF,	25°C	0.14	-5	0.1	5	
	I _{COM} (PWROFF)	$V_{\rm NC} = 3.6 \text{ V to } 0,$	See Figure 14	Full	0 V	-25		25	μA
		$V_{NC} = 1 V,$		25°C		-2	0.3	2	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
		$V_{COM} = 1 V,$		25°C		-2	0.3	2	
COM ON leakage current	I _{COM(ON)}	$V_{NC} = Open,$ or $V_{COM} = 3 V,$ $V_{NC} = Open,$	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾	·		·	<u> </u>	·			
Input logic high	V _{IH}			Full		2		5.5	V
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage current	կ _{լ-լ} , լլլ	$V_1 = 5.5 V \text{ or } 0$		25°C	3.6 V	-2	0.3	2	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

SCDS195A-MAY 2005-REVISED SEPTEMBER 2012

www.ti.com

STRUMENTS

EXAS

Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic	- L								
			0 25 55	25°C	3.3 V	1.5	5	9.5	
Turn-on time	t _{ON}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	1.0		10	ns
			0 05 5	25°C	3.3 V	4.5	8.5	11	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	3		12.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	3.3 V		6		рС
NC OFF capacitance	C _{NC(OFF)}	V _{NC} = V ₊ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	3.3 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	3.3 V		36		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 16	25°C	3.3 V		36		pF
Digital input capacitance	CI	$V_I = V_+$ or GND,	See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	3.3 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, See Figure 19	25°C	3.3 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	3.3 V		0.01		%
Supply	·								
Positive supply				25°C	261/		0.001	0.05	
current	I+	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	Full	3.6 V			0.3	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

6 Submit Documentation Feedback



TS5A23167

www.ti.com

Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	TEST CONDITIONS T _A		V.	MIN	TYP	MAX	UNIT
Analog Switch								I	
Analog signal range	V _{COM} , V _{NC}				2.3 V	0		V+	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	2.3 V		1.8	2.4 2.6	Ω
ON-state resistance	r _{on}	V _{NC} = 2 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	2.3 V		1.2	2.1 2.4	Ω
ON-state resistance match between	Δr _{on}	$V_{NC} = 2 V, 0.8 V,$ $I_{COM} = -100 mA,$	Switch ON, See Figure 13	25°C Full	2.3 V		0.04	0.15	Ω
channels		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.7	0.13	
ON-state resistance flatness	r _{on(flat)}	$V_{NC} = 2 V, 0.8 V,$ $I_{COM} = -100 mA,$	Switch ON, See Figure 13	25°C Full	2.3 V		0.4	0.6 0.6	Ω
		$V_{\rm NC} = 1 \text{ V},$		25°C		-5	0.3	5	
NC OFF leakage current	I _{NC(OFF)}	$V_{\rm NC} = 1 V,$ $V_{\rm COM} = 3 V,$ $V_{\rm NC} = 3 V,$ $V_{\rm COM} = 1 V,$	Switch OFF, See Figure 14	Full	2.7 V	-50	0.0	50	nA
	I _{NC(PWROFF)}	$V_{NC} = 0$ to 3.6 V, $V_{COM} = 3.6$ V to 0,	Switch OFF, See Figure 14	25°C Full	0 V	-2 -15	0.05	2 15	μA
		$V_{COM} = 1 V,$	5	25°C		-5	0.3	5	
COM OFF leakage current	I _{COM(OFF)}	$V_{\text{NC}} = 3 \text{ V},$ or $V_{\text{COM}} = 3 \text{ V},$ $V_{\text{NC}} = 1 \text{ V},$	Switch OFF, See Figure 14	Full	2.7 V	-50	0.0	50	nA
		$V_{COM} = 0$ to 3.6 V,	Switch OFF,	25°C	0.14	-2	0.05	2	
	I _{COM} (PWROFF)	$V_{\rm NC} = 3.6 \text{ V to } 0,$	See Figure 14	Full	0 V	-15		15	μA
		$V_{NC} = 1 V,$		25°C		-2	0.3	2	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
		$V_{COM} = 1 V,$		25°C		-2	0.3	2	
COM ON leakage current	I _{COM(ON)}	$V_{NC} = Open,$ or $V_{COM} = 3 V,$ $V_{NC} = Open,$	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		1.8		5.5	V
Input logic low	VIL			Full		0		0.6	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	2.7 V	-2 -20	0.3	2 20	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

STRUMENTS www.ti.com

EXAS

Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic									
			0 05 - 5	25°C	2.5 V	2	6	10	
Turn-on time	t _{ON}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	1		12	ns
			0 05 - 5	25°C	2.5 V	4.5	8	12.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	3		15	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	2.5 V		4		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 16	25°C	2.5 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	2.5 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_+ \text{ or GND},$ Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
Digital input capacitance	Cl	$V_I = V_+ \text{ or } GND,$	See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	2.5 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, See Figure 19	25°C	2.5 V		-62		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 1 MHz,	Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	2.5 V		0.02		%
Supply									
Positive supply	1			25°C	271		0.001	0.02	
current	I+	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	Full	2.7 V			0.25	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 1.8-V Supply⁽¹⁾

 $V_{+} = 1.65$ V to 1.95 V, $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted))

PARAMETER	SYMBOL	TEST CON	DITIONS	TA	V.	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NC}					0		V+	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	1.65 V		4.2	25 30	Ω
ON-state resistance	r _{on}	V _{NC} = 2 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	1.65 V		1.6	3.9 4.0	Ω
ON-state resistance match between	Δr _{on}	$V_{NC} = 2 V, 0.8 V,$ $I_{COM} = -100 mA,$	Switch ON, See Figure 13	25°C Full	1.65 V		0.04	0.2	Ω
channels		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			2.8	0.2	
ON-state resistance flatness	r _{on(flat)}	$V_{\rm NC} = 2 \text{ V}, 0.8 \text{ V},$ $I_{\rm COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	1.65 V		4.1	22 27	Ω
		$V_{\rm NC} = 1 \text{ V},$		25°C		-5		5	
NC OFF leakage current	I _{NC(OFF)}	$V_{COM} = 3 V,$ or $V_{NC} = 3 V,$ $V_{COM} = 1 V,$	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA
	I _{NC(PWROFF)}	$V_{NC} = 0 \text{ to } 3.6 \text{ V},$ $V_{COM} = 3.6 \text{ V to } 0,$	Switch OFF, See Figure 14	25°C Full	0 V	-2 -10		2 10	μA
	I _{COM(OFF)}	V _{COM} = 1 V,		25°C		-5		5	
COM OFF leakage current		$V_{NC} = 3 V,$ or $V_{COM} = 3 V,$ $V_{NC} = 1 V,$	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA
	I _{COM(PWROFF)}	$V_{COM} = 0$ to 3.6 V,	Switch OFF,	25°C	0 V	-2		2	μA
		$V_{\rm NC} = 3.6 \ V \ {\rm to} \ 0,$	See Figure 14	Full		-10		10	
NC ON leakage current	I _{NC(ON)}	$\label{eq:VNC} \begin{array}{l} V_{NC} = 1 \ V, \\ V_{COM} = Open, \\ or \\ V_{NC} = 3 \ V, \\ V_{COM} = Open, \end{array}$	Switch ON, See Figure 15	25°C Full	1.95 V	-2		2	nA
COM ON leakage current	I _{COM(ON)}	$\label{eq:V_COM} \begin{array}{l} V_{COM} = 1 \ V, \\ V_{NC} = Open, \\ or \\ V_{COM} = 3 \ V, \\ V_{NC} = Open, \end{array}$	Switch ON, See Figure 15	25°C Full	1.95 V	-2 -20		2 20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		1.5		5.5	V
Input logic low	VIL			Full		0		0.6	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	1.95 V	-2 -20	0.3	2 20	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

STRUMENTS

EXAS

Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)

 $V_{+} = 1.65$ V to 1.95 V, $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted))

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V+	MIN	TYP	MAX	UNIT
Dynamic									
			0 25 25	25°C	1.8 V	3	9	18	
Turn-on time	t _{ON}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	1		20	ns
			0 05 -5	25°C	1.8 V	5	10	15.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	4		18.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	1.8 V		2		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 16	25°C	1.8 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	1.8 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
Digital input capacitance	CI	$V_I = V_+ \text{ or } GND,$	See Figure 16	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.8 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, See Figure 19	25°C	1.8 V		-62		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 1 MHz,	Switch ON, See Figure 20	25°C	1.8 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz See Figure 22	25°C	1.8 V		0.05 5		%
Supply									
Positive supply current	I ₊	$V_{I} = V_{+}$ or GND,	Switch ON or OFF	25°C	1.95 V		0.00 1	0.01	μA
Current				Full				0.15	


(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum


SCDS195A - MAY 2005 - REVISED SEPTEMBER 2012





www.ti.com

TYPICAL PERFORMANCE












Figure 3. $r_{on} vs V_{COM} (V_{+} = 5 V)$






Figure 4. Leakage Current vs Temperature ($V_{+} = 5 V$)




Figure 5. Charge Injection (Q_C) vs V_{COM}





Figure 6. t_{ON} and t_{OFF} vs Supply Voltage

SCDS195A - MAY 2005 - REVISED SEPTEMBER 2012




www.ti.com


TYPICAL PERFORMANCE




























Figure 12. Total Harmonic Distortion vs Frequency ($V_{+} = 5 V$)



SCDS195A – MAY 2005–REVISED SEPTEMBER 2012







Figure 13. Power-Supply Current vs Temperature ($V_{+} = 5 V$)








Figure 15. t_{ON} and t_{OFF} vs Supply Voltage



SCDS195A-MAY 2005-REVISED SEPTEMBER 2012

Table 1. PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION								
1		Normally closed								
2	COM1	Common Digital control pin to connect COM to NC								
3	IN2	Digital control pin to connect COM to NC								
4	GND	Didital ground '.								
5	NC2	Normally closed								
6	COM2	Common								
6	- IN1	Digital control pin to connect COM to NC Power Supply								
8	V_	Power Supply'								

ÈXAS


NSTRUMENTS

SCDS195A - MAY 2005 - REVISED SEPTEMBER 2012


PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
	Noltage at COM
VCOM VNC	
Lon	Resistance between COM and NC ports when the channel is ON
peak	Keak on-state resistance over a specified voltage range
on∆	Difference between the movimum and more over the specified range of conditions
on peak onΔ on(flat)	Preference outwork measured at the AC port with the corresponding channel (AC the COM) in the YEE state under worst-case
NC(OFF)	Resistance between COM and NC ports when the channel is ON Resistance between CoM and NC ports when the channel is ON Peak on state resistance over a specified voltage range Difference between the maximum and minimum value of r. in a channel over the specified range of conditions Difference between the maximum and minimum value of r. in a channel over the specified range of conditions Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case leakage current measured at the NC port during the power-down condition. Y = 0 Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the OFF state under worst-case leakage current measured at the COM port, with the corresponding channel (COM to NC) in the OFF state under worst-case
NC(PWROFF)	Eakage current measured at the NC port during the power-down condition, $V_{a=0}$
	Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the OFF state under worst-case
COM(OFF)	$\frac{1}{2}$
COM(PWROFF)	a share current measured at the NC off, with the corresponding channel (NC to COM) in the ON state and the output
NC(ON)	Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the Or Y state under worst-case leakage current measured at the COM port during the power-down condition $V_{-}=0$. Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
	reakage current measured at the CUM port. With the corresponding channel (CUM) to NCU in the CIN state and the output
ÇOM(ON)	
Жн	Minimum input voltage for logic high for the control input (IN) Maximum input voltage for logic low for the control input (IN)
Υ!L	
THE TIL	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay.
ON	between the digital control (IN) signal and analog output (COM or NC) signal when the switch is turning ON.
torr	Leakage current measured at the control input (IN) Lurn-on time tor, the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM of NC) signal when the switch is turning ON parameter is measured in the switch. This parameter is measured under the specified range of conditions and by the propagation delay perween the digital control (IN) signal and analog output (COM of NC) signal when the switch is turning ON perween the digital control (IN) signal and analog output (COM of NC) signal when the switch is turning OFF. Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge Decision of the control input to the control input (C) and measured by the control (IN) input to the analog (NC or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge Capacitance at the NC forth when the corresponding channel (NC MC NC) is OFF Capacitance at the COM port when the corresponding channel (ICOM to NC) is OFF Capacitance at the COM or the corresponding channel (ICOM to NC) is OFF
^I OFF	
0-	
Q _C	injection do - C. x Woon C. is the load capacitance and Moore is the change in an angle of the voltage
	Capacitance at the NC both when the corresponding channel (NC to COM) is Offer
COMOLE	Cabacitance at the COM port when the corresponding channel (COMLID, NC) is OFF
CNC(ON)	Capacitance at the NC port when the corresponding channel (NC to COM) is ON.
COFF) COM(OFF) NC(ON) COM(ON)	Capacitance at the COM port when the corresponding channel (COM to NC) is ON
	Capacitation of the output of the approximate of OEE state switch impedance. This is measured in dP in a specific frequency.
OISO	OFF-isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC-10 COM) in the OFF state switch impedance. This is measured in dB in a specific frequency, prossibility is a measurement of unwaning signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This
× .	Crossfalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This
X _{TALK} BW	Bandwidth of the switch. This is the frequency and in dB. Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain. I of al harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (BMS) value of the second, and higher harmonic to the absolute magnitude of the fundamental harmonic.
BW	Bandwidth of the switch. This is the trequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	lional narmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean
	Square DWor value of the second toric and higher at Control to the absolute magnitude of the fundamental harmonic.
u+	Static power-supply current with the control (IN) pin at V ₊ or GND

PARAMETER MEASUREMENT INFORMATION









SCDS195A - MAY 2005 - REVISED SEPTEMBER 2012

Copyright © 2005-2012, Texas Instruments Incorporated






Figure 18. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})




Figure 19. Capacitance (C_I, C_{COM(OFF)}, C_{COM(ON)}, C_{NC(OFF)}, C_{NC(ON)})










Figure 20. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})





Figure 21. Bandwidth (BW)










Figure 23. Crosstalk (X_{TALK})



TS5A23167




Figure 24. Charge Injection (Q_c)




Figure 25. Total Harmonic Distortion (THD)

SCDS195A-MAY 2005-REVISED SEPTEMBER 2012

Copyright © 2005–2012, Texas Instruments Incorporated

Changes from Revision #IMPLIED (May 2005) to Revision A Updated package options information. 1

REVISION HISTORY



Page



17-Aug-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS5A23167DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(JAPQ ~ JAPR)	Samples
TS5A23167DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR	Samples
TS5A23167YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(J87 ~ J8N)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



17-Aug-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23167DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Nov-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23167DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated