


Description

The TS5A4594 is a single-pole single-throw (SPST) analog switch that is designed to operate from 2 V to 5.5 V. This device can handle both digital and analog signals, and signals up to V_+ can be transmitted in either direction.

Applications

- Sample-and-Hold Circuits
- Battery-Powered Equipment (Cellular Phones, PDAs)
- Audio and Video Signal Routing
- Communication Circuits
- PCMCIA Cards



FUNCTION TABLE

IN	NO TO COM, COM TO NO
L	OFF
Н	ON

Features

- Low ON-State Resistance (8 Ω)
- ON-State Resistance Flatness (1.5 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection (5 pC Max)
- 450-MHz –3-dB Bandwidth at 25°C
- Low Total Harmonic Distortion (THD) (0.04%)
- 2-V to 5.5-V Single-Supply Operation
- Specified at 5-V and 3.3-V Nodes
- -82-dB OFF-Isolation at 1 MHz
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- 0.5-nA Max OFF Leakage
- ESD Performance Tested Per JESD 22

 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- TTL/CMOS-Logic Compatible

Summary of Characteristics

 $V_{+} = 5 V, T_{A} = 25^{\circ}C$

Configuration	Single Pole Single Throw (SPST)
Number of channels	1
ON-state resistance (ron)	8 Ω
ON-state resistance flatness (r _{on(flat)})	1.5 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	17 ns/14 ns
Charge injection (Q _C)	5 pC
Bandwidth (BW)	450 MHz
OFF isolation (O _{ISO})	–82 dB at 1 MHz
Total harmonic distortion (THD)	0.04%
Leakage current (I _{COM(OFF)} /I _{NO(OFF)})	±0.5 nA
Power-supply current (I+)	0.25 μA
Package option	5-pin SOT-23 or SC-70

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
40%C to 85%C	SOT (SOT-23) – DBV	Tape and reel	TS5A4594DBVR	JSA_
–40°C to 85°C	SOT (SC-70) – DCK	Tape and reel	TS5A4594DCKR	JS_

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


ÆÀ

TS5A4594 SINGLE-CHANNEL 8- Ω SPST ANALOG SWITCH



SCDS179 - FEBRUARY 2005

Pin Configurations



Absolute Minimum and Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾		-0.3	6	V
V _{NO} V _{COM}	Analog voltage range ⁽³⁾⁽⁴⁾		-0.3	V ₊ + 0.3	V
Ι _Κ	Analog port diode current	V _{NO} , V _{COM} < 0	-50		mA
I _{NO} I _{COM}	On-state switch current	V_{NO} , $V_{COM} = 0$ to V_+	-20	20	mA
I _{NO} I _{COM}	On-state switch current (pulsed at 1 ms, 10% duty cycle)	V_{NO} , $V_{COM} = 0$ to V_+	-40	40	mA
VI	Digital input voltage range ⁽³⁾⁽⁴⁾		-0.3	6	V
I _{IK}	Digital input clamp current	V ₁ < 0	-50		mA
I+	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100		mA
<u>^</u>		DBV package		206	
θ_{JA}	Package thermal impedance ⁽⁵⁾	DCK package		252	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽⁴⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁵⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SCDS179 - FEBRUARY 2005

Electrical Characteristics for 5-V Supply⁽¹⁾ $V_{+} = 4.5 V$ to 5.5 V, $V_{IH} = 2.4 V$, $V_{IL} = 0.8 V$, $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	NS	TA	V+	MIN	TYP	MAX	UNIT
Analog Switch	1	•							
Analog signal range	V _{COM} , V _{NO}					0		V+	V
ON-state	_	V _{NO} = 3.5 V,	Switch ON,	25°C	4.5 V		5	8	
resistance	r _{on}	$I_{COM} = 10 \text{ mA},$	Full	4.5 V			10	Ω	
ON-state		V _{NO} = 1.5 V, 2.5 V, 3.5 V,	Switch ON,	25°C	4 5 14		0.5	1.5	•
resistance flatness	r _{on(flat)}	$I_{COM} = 10 \text{ mA},$	See Figure 13	Full	4.5 V			2	Ω
NO		V _{NO} = 1 V, V _{COM} = 4.5 V,	Swiich OFF,			-0.5	0.01	0.5	
OFF leakage current	I _{NO(OFF)}	or V _{NO} = 4.5 V, V _{COM} = 1 V,	See Figure 14	Full	5.5 V	-5		5	nA
COM		V _{COM} = 1 V, V _{NO} = 4.5 V,	Switch OFF,	25°C		-0.5	0.01	0.5	nA
OFF leakage current	I _{COM(OFF)}	or V _{COM} = 4.5 V, V _{NO} = 1 V,	V, See Figure 14	Full	5.5 V	-5		5	
NO		$V_{NO} = 1 V, V_{COM} = 1 V,$	25°C	5 5 1/	-1	0.01	1		
ON leakage current	I _{NO(ON)}	$\label{eq:VNO} \begin{split} V_{NO} &= 4.5 \text{ V}, \ V_{COM} = 4.5 \text{ V}, \\ \text{or} \\ V_{NO} &= 1 \text{ V}, \ 4.5 \text{ V}, \ V_{COM} = \text{Open}, \end{split}$	See Figure 15	Full	5.5 V	-10		10	nA
СОМ		$V_{COM} = 1 V, V_{NO} = 1 V,$ or	Switch ON,	25°C		-1	0.01	1	
ON leakage current	I _{COM(ON)}	$\label{eq:com} \begin{array}{l} V_{COM} = 4.5 \ \text{V}, \\ V_{NO} = 4.5 \ \text{V}, \\ \text{or} \\ V_{COM} = 1 \ \text{V}, \\ 4.5 \ \text{V}, \\ \text{V}_{NO} = \text{Open}, \end{array}$	See Figure 15		5.5 V	-10		10	nA
Digital Control In	put (IN)								
Input logic high	V _{IH}			Full		2.4		5.5	V
Input logic low	VIL			Full		0		0.8	V
Input leakage	I _{IH} , I _{IL}	$V_1 = V_+ \text{ or } 0$		25°C	5 V	-0.5	0.01	0.5	μA
current	1112 12			Full	-	-5		5	£.

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A4594 SINGLE-CHANNEL 8-Ω SPST ANALOG SWITCH



SCDS179 - FEBRUARY 2005

Electrical Characteristics for 5-V Supply⁽¹⁾ (continued) $V_{+} = 4.5 \text{ V to } 5.5 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONE	DITIONS	TA	V.+	MIN	ТҮР	МАХ	UNIT
Dynamic									
Turn-on time		V _{NO} = 3 V,	Can Figure 17	25°C	5 V		12	17	
rum-on ume	t _{ON}	$R_L = 300 \ \Omega$, $C_L = 35 \ pF$,	See Figure 17	Full	4.5 V to 5.5 V			19	ns
Turn-off time		$V_{COM} = 3 V,$	Coo Figuro 17	25°C	5 V		9	14	20
	t _{OFF}	$R_L = 300 \ \Omega$, $C_L = 35 \ pF$,	See Figure 17	Full	4.5 V to 5.5 V			17	ns
Charge injection	Q _C	$V_{GEN} = 0$, $R_{GEN} = 0$ $C_L = 1$ nF,	See Figure 20	25°C	5 V		2	5	рС
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = 0 V, f = 1 MHz	Switch OFF, See Figure 16	25°C	5 V		6.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = 0 V, f = 1 MHz,	Switch OFF, See Figure 16	25°C	5 V		6.5		pF
NO ON capacitance	C _{NO(ON))}	V _{NO} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	5 V		13		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	5 V		13		pF
Digital input capacitance	CI	$V_I = 0 V,$	See Figure 16	25°C	5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Signal = 0 dBm,	Switch ON, See Figure 18	25°C	5 V		450		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $V_{NO} = 1 V_{RMS}$ f = 1 MHz, $C_L = 5 pF$	Switch OFF, See Figure 19	25°C	5 V		-82		dB
Total harmonic distortion	THD	R_L = 600 Ω, C_L = 50 pF, V _{SOURCE} = 5 V _{p-p} ,	f = 20 Hz to 20 kHz, See Figure 21	25°C	5 V		0.04		%
Supply									
Positive supply			a # 1 an a==	25°C	5.5 V		0.01	0.25	
current	I+	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	Full	5.5 V			1	μA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

SCDS179 - FEBRUARY 2005

Electrical Characteristics for 3-V Supply⁽¹⁾ $V_{+} = 2.7 V \text{ to } 3.6 V$, $T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIO	NS	TA	V+	MIN	TYP	MAX	UNIT
Analog Switch					•	•			
Analog signal range	V _{COM} , V _{NO}					0		V+	V
ON-state	r			25°C	2.7 V		9.5	16	Ω
resistance	r _{on}	$I_{COM} = 10 \text{ mA},$	See Figure 13	Full	2.7 V			20	52
ON-state resistance	F	V _{NO} = 1.5 V, 2.5 V,	Switch ON,	25°C	2.7 V		1.8	6	Ω
flatness	r _{on(flat)}	I _{COM} = 10 mA,	See Figure 13	Full	2.7 V			7	52
NO OFF leakage		$V_{NO} = 1 V$, $V_{COM} = 3 V$,	Switch OFF,	25°C	1	-0.5	0.01	0.5	nA
current	I _{NO(OFF)}	or V _{NO} = 3 V, V _{COM} = 1 V,	See Figure 14	Full	3.6 V	-5		5	
COM OFF leakage		$V_{COM} = 1 V, V_{NO} = 3 V,$	Switch OFF,	25°C	3.6 V	-0.5	0.01	0.5	nA
current		$V_{COM} = 3 V, V_{NO} = 1 V,$	See Figure 14	Full		-5		5	
NO		$V_{NO} = 1 V, V_{COM} = 1 V,$	Switch ON,	25°C	0.014	-1	0.01	1	nA
ON leakage current	I _{NO(ON)}		See Figure 15	Full	3.6 V	-10		10	
COM	_	$V_{COM} = 1 V, V_{NO} = 1 V,$	Switch ON,	25°C		-1	0.01	1	
ON leakage current	I _{COM(ON)}	V _{COM} = 3 V, V _{NO} = 3 V, or V _{COM} = 1 V, 3 V, V _{NO} = Open,	See Figure 15	Full	3.6 V	-10		10	nA
Digital Control In	put (IN)	•			•	•			
Input logic high	V _{IH}			Full		2		5.5	V
Input logic low	VIL			Full		0		0.8	V
Input leakage		$V_1 = V_+ \text{ or } 0$		25°C	3.6 V	-0.5	0.01	0.5	nA
current	I _{IH} , I _{IL}			Full	3.0 V	-5		5	11A

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A4594 SINGLE-CHANNEL 8-Ω SPST ANALOG SWITCH



SCDS179 - FEBRUARY 2005

Electrical Characteristics for 3-V Supply⁽¹⁾ (continued) $V_{+} = 2.7 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$ (unless otherwise noted)


PARAMETER	SYMBOL	TEST CONE	DITIONS	TA	V.	MIN	ТҮР	МАХ	UNIT
Dynamic									
Turn-on time		V _{NO} = 2 V,	C _L = 35 pF,	25°C	3 V		20	30	
rum-on ume	t _{ON}	R _L = 300 Ω,	See Figure 17	Full	2.7 V to 3.6 V			35	ns
Turn-off time	+	$V_{COM} = 2 V,$	C _L = 35 pF,	25°C	3 V		15	25	ns
	t _{OFF}	R _L = 300 Ω,	See Figure 17	Full	2.7 V to 3.6 V			30	115
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1$ nF,	See Figure 20	25°C	3 V		1	4	рС
NO OFF capacitance	C _{NO(OFF)}	V _{NO} = 0 V, f = 1 MHz,	Switch OFF, See Figure 16	25°C	3 V		6.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = 0 V, f = 1 MHz,	Switch OFF, See Figure 16	25°C	3 V		6.5		pF
NO ON capacitance	C _{NO(ON)}	V _{NO} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	3 V		13		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = 0 V, f = 1 MHz,	Switch ON, See Figure 16	25°C	3 V		13		pF
Digital input capacitance	CI	$V_{I} = 0 V,$	See Figure 16	25°C	3 V		3		pF
Bandwidth	BW	R _L = 50 Ω, Signal = 0 dBm	Switch ON, See Figure 18	25°C	3 V		450		MHz
OFF isolation	O _{ISO}	$\label{eq:RL} \begin{array}{l} R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF, \\ f = 1 \ MHz, \ V_{NO} = 1 \ V_{RMS}, \end{array}$	Switch OFF, See Figure 19	25°C	3 V		-82		dB
Total harmonic distortion	THD	R_L = 600 Ω, C_L = 50 pF, V _{SOURCE} = 3 V _{p-p}	f = 20 Hz to 20 kHz, See Figure 21	25°C	3 V		0.09		%
Supply				•	·				
Positive supply			a 14 4 and a 55-	25°C	5.5.4		0.01	0.25	
current	I ₊	$V_I = V_+$ or GND,	Switch ON or OFF	Full	5.5 V			0.5	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



SCDS179 - FEBRUARY 2005







TS5A4594 SINGLE-CHANNEL 8- Ω SPST ANALOG SWITCH




SCDS179 - FEBRUARY 2005












Figure 8. Logic-Level Threshold vs V₊





Figure 10. OFF Isolation vs Frequency





SCDS179 - FEBRUARY 2005

	PIN DESCRIPTION										
PIN NUMBER	NAME	DESCRIPTION									
1	COM	Common									
2	NO	Normally open									
3	GND	Digital ground									
4	IN	Digital control pin to connect COM to NO									
5	V ₊	Power supply									

PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
VIL	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
Cl	Capacitance of control input (IN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
l+	Static power-supply current with the control (IN) pin at V_+ or GND

TS5A4594 SINGLE-CHANNEL 8- Ω SPST ANALOG SWITCH



SCDS179 - FEBRUARY 2005

PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (ron)





Figure 14. OFF-State Leakage Current (I_{COM(OFF)}, I_{NO(OFF)})







TS5A4594 SINGLE-CHANNEL 8-Ω SPST ANALOG SWITCH

SCDS179 - FEBRUARY 2005






Figure 16. Capacitance (CI, C_{COM(OFF)}, C_{COM(ON)}, C_{NO(OFF)}, C_{NO(ON)})




⁽¹⁾ All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.

 $^{(2)}\,$ CL includes probe and jig capacitance.

 $^{(3)}$ See Electrical Characteristics for V_{COM}.







TS5A4594 SINGLE-CHANNEL 8- Ω SPST ANALOG SWITCH



SCDS179 - FEBRUARY 2005






Figure 19. OFF Isolation (O_{ISO})



 $^{(1)}$ C_L includes probe and jig capacitance.

⁽²⁾ All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f < 5 ns, t_f < 5 ns.

Figure 20. Charge Injection (Q_C)



 $^{(1)}$ C_L includes probe and jig capacitance.





25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS5A4594DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JSAR	Samples
TS5A4594DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JSAR	Samples
TS5A4594DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JSAR	Samples
TS5A4594DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JS5 ~ JSF ~ JSR)	Samples
TS5A4594DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JS5 ~ JSF ~ JSR)	Samples
TS5A4594DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JS5 ~ JSF ~ JSR)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

25-Oct-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A4594DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS5A4594DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TS5A4594DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
TS5A4594DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A4594DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TS5A4594DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TS5A4594DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TS5A4594DCKR	SC70	DCK	5	3000	202.0	201.0	28.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV 5

GENERIC PACKAGE VIEW

SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated