











**TUSB320, TUSB3201** 

SLLSEN9E -MAY 2015-REVISED MAY 2017

# TUSB320 USB Type-C™ Configuration Channel Logic and Port Control

### **Features**

- USB Type-C™ Specification 1.1
- Backward Compatible with USB Type-C Specification 1.0
- Supports Up to 3 A of Current Advertisement and Detection
- Mode Configuration
  - Host Only DFP (Source)
  - Device Only UFP (Sink)
  - Dual Role Port DRP
- Channel Configuration (CC)
  - Attach of USB Port Detection
  - Cable Orientation Detection
  - Role Detection
  - Type-C Current Mode (Default, Medium, High)
- V<sub>BUS</sub> Detection
- I<sup>2</sup>C or GPIO Control
- Role Configuration Control through I<sup>2</sup>C
- Supply Voltage: 2.7 V to 5 V
- Low Current Consumption
- Industrial Temperature Range of -40 to 85°C

## **Applications**

- Host, Device, Dual Role Port Applications
- Mobile Phones
- Tablets and Notebooks
- **USB** Peripherals

## 3 Description

The TUSB320 device enables USB Type-C ports with the configuration channel (CC) logic needed for Type-C ecosystems. The TUSB320 device uses the CC pins to determine port attach and detach, cable orientation, role detection, and port control for Type-C current mode. The TUSB320 device can be configured as a downstream facing port (DFP), upstream facing port (UFP) or a dual role port (DRP) making it ideal for any application.

The TUSB320 device alternates configuration as a DFP or UFP according to the Type-C Specifications. The CC logic block monitors the CC1 and CC2 pins for pullup or pulldown resistances to determine when a USB port has been attached, the orientation of the cable, and the role detected. The CC logic detects the Type-C current mode as default, medium, or high depending on the role detected. V<sub>BUS</sub> detection is implemented to determine a successful attach in UFP and DRP modes.


The device operates over a wide supply range and has low-power consumption. The TUSB320 device is available in industrial and commercial temperature ranges.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TUSB320	X2QFN (12)	1.60 mm × 1.60 mm
TUSB320I	X2QFN (12)	1.60 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic



## Sample Applications





1	$\Gamma \sim 1$	h	1^	of.	Co	nta	ntc
ı	ıa	U	ıe	OI.	CO	nte	1112


1	Features 1	7	.5 Register Maps	16
2	Applications 1	8 A	pplication and Implementation	19
3	Description 1	8	.1 Application Information	19
4	Revision History2	8	.2 Typical Application	21
5	Pin Configuration and Functions 4	8	.3 Initialization Set Up	27
6	Specifications 5	9 P	ower Supply Recommendations	27
٠	6.1 Absolute Maximum Ratings	10 L	.ayout	27
	6.2 ESD Ratings	1	0.1 Layout Guidelines	27
	6.3 Recommended Operating Conditions	1	0.2 Layout Example	
	6.4 Thermal Information	11 [	Device and Documentation Support	28
	6.5 Electrical Characteristics 6		1.1 Related Links	
	6.6 Timing Requirements	1	1.2 Receiving Notification of Documentation Update	es <mark>28</mark>
	6.7 Switching Characteristics	1	1.3 Community Resources	28
7	Detailed Description9	1	1.4 Trademarks	28
•	7.1 Overview	1	1.5 Electrostatic Discharge Caution	28
	7.2 Feature Description	1	1.6 Glossary	28
	7.3 Device Functional Modes	12 N	Mechanical, Packaging, and Orderable	
	7.4 Programming	Ir	nformation	28
	3			


## Revision History

CI	nanges from Revision D (October 2016) to Revision E	Page
•	Changed R <sub>VBUS</sub> values From: MIN = 891, TYP = 900, MAX = 909 K $\Omega$ To: MIN = 855, TYP = 887, MAX = 920 K $\Omega$	7
CI	nanges from Revision C (September 2016) to Revision D	Page
•	Changed text for Pin 7 in the <i>Pin Functions</i> table From: "default current mode detected (H); medium or high current mode detected (L)." To: "Refer to Table 3 for more details."	
•	Changed text for Pin 8 in the <i>Pin Functions</i> table From: "default or medium current mode detected (H); high current mode detected (L)." To: "Refer to Table 3 for more details."	4
CI	nanges from Revision B (March 2016) to Revision C	Page
•	Changed pins CC1 and CC2 values From: MIN = -0.3 MAX = V <sub>DD</sub> + 0.3 To: MIN -0.3 MAX = 6 in the <i>Absolute Maximum Ratings</i>	5
CI	nanges from Revision A (June 2015) to Revision B	Page
•	Added Note 1 and 2 to the Pin Functions table	4
•	Changed the DESCRIPTION of pin EN_N pin in the Pin Functions table	4
•	Changed the DESCRIPTION of pin V <sub>DD</sub> in the <i>Pin Functions</i> table	4
•	Changed the MIN, TYP, and MAX values for V <sub>TH_UFP_CC_USB</sub> , V <sub>TH_UFP_CC_MED</sub> , and V <sub>TH_UFP_CC_HIGH</sub> in the <i>Electrical Characteristics</i> table.	6
•	Added Note 2 to the <i>Electrical Characteristics</i> table	6
•	Added Test Condition "See Figure 1" to V <sub>BUS_THR</sub> in the <i>Electrical Characteristics</i>	<mark>7</mark>
•	Updated Timing Requirements table with new values.	<b>7</b>
•	Added Data hold time, Data valid time, Data valid acknowledge time, and C <sub>bus 400kHz</sub> values to Timing Requirements	;

Submit Documentation Feedback


Copyright © 2015-2017, Texas Instruments Incorporated





ww	/w.ti.com	SLLSEN9E -MAY 2015-REVISED MAY 2017
•	Added text to list item 2 in the <i>Initialization Set Up</i> section	27
Ch	nanges from Original (May 2015) to Revision A	Page
CI.	ialiges from Original (may 2013) to Nevision A	raye
•	Changed device status of TUSB320 from Product Preview to Production Data	1

## 5 Pin Configuration and Functions



### **Pin Functions**

PIN						
NAME NO.		1/0	DESCRIPTION			
CC1	1	I/O	Type-C configuration channel signal 1			
NAME NO.		I/O	Type-C configuration channel signal 2			
			Tri-level input pin to indicate port mode. The state of this pin is sampled when EN_N is asserted low and VDD is active. This pin is also sampled following a I2C_SOFT_RESET.			
PORT <sup>(1)</sup>	3	1	H - DFP (Pull-up to V <sub>DD</sub> if DFP mode is desired)			
3			NC - DRP (Leave unconnected if DRP mode is desired) L - UFP (Pull-down or tie to GND if UFP mode is desired)			
VBUS_DET <sup>(1)</sup> 4 I 5- to 28-V V <sub>BUS</sub> input voltage. V <sub>BUS</sub> detection determines UFP attachment. required between system V <sub>BUS</sub> and VBUS_DET pin.		5- to 28-V $V_{BUS}$ input voltage. $V_{BUS}$ detection determines UFP attachment. One 900-k $\Omega$ external resistor required between system $V_{BUS}$ and $VBUS\_DET$ pin.				
			Tri-level input pin to indicate I <sup>2</sup> C address or GPIO mode:			
			H - I <sup>2</sup> C is enabled and I <sup>2</sup> C 7-bit address is 0x61.			
ADDR <sup>(1)</sup>	5	I	NC - GPIO mode (I <sup>2</sup> C is disabled)			
			L - $I^2C$ is enabled and $I^2C$ 7-bit address is 0x60. ADDR pin should be pulled up to $V_{DD}$ if high configuration is desired			
INT_N/OUT3 <sup>(1)</sup>	6	0	The INT_N/OUT3 is a dual-function pin. When used as the INT_N, the pin is an open drain output in I <sup>2</sup> C control mode and is an active low interrupt signal for indicating changes in I <sup>2</sup> C registers. When used as OUT3, the pin is in audio accessory detect in GPIO mode: no detection (H), audio accessory connection detected (L).			
SDA/OUT1 (1)(2)	7	I/O	The SDA/OUT1 is a dual-function pin. When I <sup>2</sup> C is enabled (ADDR pin is high or low), this pin is the I <sup>2</sup> C communication data signal. When in GPIO mode (ADDR pin is NC), this pin is an open drain output for communicating Type-C current mode detect when the TUSB320 device is in UFP mode: Refer to Table 3 for more details.			
SCL/OUT2 <sup>(1)(2)</sup>	8	I/O	The SCL/OUT2 is a dual function pin. When I <sup>2</sup> C is enabled (ADDR pin is high or low), this pin is the I <sup>2</sup> C communication clock signal. When in GPIO mode (ADDR pin is NC), this pin is an open drain output for communicating Type-C current mode detect when the TUSB320 device is in UFP mode: Refer to Table 3 for more details.			
ID <sup>(1)</sup>	9	0	Open drain output; asserted low when the CC pins detect device attachment when port is a source (DFP), or dual-role (DRP) acting as source (DFP).			
GND	10	G	Ground			
EN_N	11	I	Enable signal; active low. Pulled up to V <sub>DD</sub> internally to disable the TUSB320 device. If controlled externally, must be held high at least for 50 ms after V <sub>DD</sub> has reached its valid voltage level.			
V <sub>DD</sub>	12	Р	Positive supply voltage. V <sub>DD</sub> must ramp within 25 ms or less			

 <sup>(1)</sup> When V<sub>DD</sub> is off, the TUSB320 non-failsafe pins (VBUS\_DET, ADDR, PORT, ID, OUT[3:1] pins) could back-drive the TUSB320 device if not handled properly. When necessary to pull these pins up, it is recommended to pullup PORT, ADDR, INT\_N/OUT3, and ID to the device V<sub>DD</sub> supply. The VBUS\_DET must be pulled up to VBUS through a 900-kΩ resistor.
 (2) When using the 3.3 V supply for I<sup>2</sup>C, the end user must ensure that the V<sub>DD</sub> is 3 V and above. Otherwise the I<sup>2</sup>C may back power the

device.



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	$V_{DD}$	-0.3	6	V
	PORT, ADDR, ID, EN_N, INT_N/OUT3	-0.3	$V_{DD} + 0.3$	
Control pins	CC1, CC2	-0.3	6	V
	SDA/OUT1, SCL/OUT2	-0.3	$V_{DD} + 0.3$	V
	VBUS_DET	-0.3	4	
Storage tempera	iture, T <sub>sta</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±7000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage range	2.7		5	V
$V_{BUS}$	System V <sub>BUS</sub> voltage	4	5	28	V
VBUS_DET	VBUS_DET threshold voltage on the pin			4	V
_	TUSB320I Operating free air temperature range	-40	25	85	°C
¹A	TUSB320 Operating free air temperature range	0	25	70	°C

## 6.4 Thermal Information

		TUSB320	
	THERMAL METRIC <sup>(1)</sup>	RWB (X2QFN)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	169.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	83.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

For more information about traditional and new thermal metrics, see the Semiconductor and C Package Thermal Metrics application report, SPRA953.



## 6.5 Electrical Characteristics

over operating	free-air temperature range (unless otherwise note					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Consumpt	ion					
I <sub>UNATTACHED_UFP</sub>	Current consumption in unattached mode when port is unconnected and waiting for connection. ( $V_{DD}=4.5\ V,$ EN_N = L, ADDR = NC, PORT = L)			100		μΑ
I <sub>ACTIVE_UFP</sub>	Current consumption in active mode. (V $_{\rm DD}$ = 4.5 V, EN $_{\rm N}$ = L, ADDR = NC, PORT = L)			100		μΑ
I <sub>SHUTDOWN</sub>	Leakage current when $V_{DD}$ is supplied but the TUSB320 device is not enabled. ( $V_{DD}$ = 4.5 V, EN_N = H)				1.7	μΑ
CC1 and CC2 Pin	s					
R <sub>CC_DB</sub>	Pulldown resistor when in dead-battery mode.		4.1	5.1	6.1	kΩ
R <sub>CC_D</sub>	Pulldown resistor when in UFP or DRP mode.		4.6	5.1	5.6	$k\Omega$
V <sub>UFP_CC_USB</sub>	Voltage level range for detecting a DFP attach when configured as a UFP and DFP is advertising default current source capability.		0.25		0.61	V
V <sub>UFP_CC_MED</sub>	Voltage level range for detecting a DFP attach when configured as a UFP and DFP is advertising medium (1.5 A) current source capability.		0.7		1.16	V
V <sub>UFP_CC_HIGH</sub>	Voltage level range for detecting a DFP attach when configured as a UFP and DFP is advertising high (3 A) current source capability.		1.31		2.04	V
V <sub>TH_DFP_CC_USB</sub>	Voltage threshold for detecting a UFP attach when configured as a DFP and advertising default current source capability.		1.51	1.6	1.64	V
V <sub>TH_DFP_CC_MED</sub>	Voltage threshold for detecting a UFP attach when configured as a DFP and advertising medium current (1.5 A) source capability.		1.51	1.6	1.64	V
V <sub>TH_DFP_CC_HIGH</sub>	Voltage threshold for detecting a UFP attach when configured as a DFP and advertising high current (3.0 A) source capability.		2.46	2.6	2.74	V
I <sub>CC_DEFAULT_P</sub>	Default mode pullup current source when operating in DFP or DRP mode.		64	80	96	μΑ
I <sub>CC_MED_P</sub>	Medium (1.5 A) mode pullup current source when operating in DFP or DRP mode.		166	180	194	μΑ
I <sub>CC_HIGH_P</sub>	High (3 A) mode pullup current source when operating in DFP or DRP mode. $^{(1)}$		304	330	356	μΑ
Control Pins: PO	RT, ADDR, INT/OUT3, EN_N, ID					
V <sub>IL</sub>	Low-level control signal input voltage, (PORT, ADDR, ${\sf EN\_N}$ )				0.4	V
V <sub>IM</sub>	Mid-level control signal input voltage (PORT, ADDR)		0.28 × V <sub>DD</sub>	(	0.56 × V <sub>DD</sub>	V
V <sub>IH</sub>	High-level control signal input voltage (PORT, ADDR, ${\sf EN}_{\!-\!N}$ )		V <sub>DD</sub> - 0.3			V
I <sub>IH</sub>	High-level input current		-20		20	μA
I <sub>IL</sub>	Low-level input current		-10		10	μA
R <sub>EN_N</sub>	Internal pullup resistance for EN_N			1.1		$M\Omega$
R <sub>pu</sub> <sup>(2)</sup>	Internal pullup resistance (PORT, ADDR)			588		kΩ
R <sub>pd</sub> (2)	Internal pulldown resistance (PORT, ADDR)			1.1		ΜΩ
V <sub>OL</sub>	Low-level signal output voltage (open-drain) (INT_N/OUT3, ID)	$I_{OL} = -1.6 \text{ mA}$			0.4	V
R <sub>p_ODext</sub>	External pullup resistor on open drain IOs (INT_N/OUT3, ID)			200		kΩ
R <sub>p_TLext</sub>	Tri-level input external pullup resistor (PORT, ADDR)			4.7		kΩ

 <sup>(1)</sup> V<sub>DD</sub> must be 3.5 V or greater to advertise 3 A current.
 (2) Internal pullup and pulldown for PORT and ADDR are removed after the device has sampled EN = high or EN\_N = low.



## **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sup>2</sup> C - SDA/OUT	T1, SCL/OUT2 can operate from 1.8 or 3.3 V (±10%) <sup>(3)</sup>				•	
V <sub>DD_I2C</sub>	Supply range for I <sup>2</sup> C (SDA/OUT1, SCL/OUT2)		1.65	1.8	3.6	V
V <sub>IH</sub>	High-level signal voltage		1.05			V
V <sub>IL</sub>	Low-level signal voltage				0.4	V
$V_{OL}$	Low-level signal output voltage (open drain)	$I_{OL} = -1.6 \text{ mA}$			0.4	V
VBUS_DET IO	Pins (Connected to System V <sub>BUS</sub> signal)				•	
V <sub>BUS_THR</sub>	V <sub>BUS</sub> threshold range	See Figure 1	2.95	3.30	3.80	V
R <sub>VBUS</sub>	External resistor between V <sub>BUS</sub> and VBUS_DET pin		855	887	920	ΚΩ
R <sub>VBUS_PD</sub>	Internal pulldown resistance for VBUS_DET			95		ΚΩ

<sup>(3)</sup> When using 3.3 V for  $I^2C$ , customer must ensure  $V_{DD}$  is above 3.0 V at all times.

## 6.6 Timing Requirements

		MIN	NOM MAX	UNIT		
I <sup>2</sup> C (SDA, SCL)						
t <sub>SU:DAT</sub>	Data setup time	100		ns		
t <sub>HD;DAT</sub>	Data hold time	10		ns		
t <sub>SU:STA</sub>	Set-up time, SCL to start condition	0.6		μs		
t <sub>HD:STA</sub>	Hold time, (repeated) start condition to SCL	0.6		μs		
t <sub>SU:STO</sub>	Set up time for stop condition	0.6		μs		
t <sub>BUF</sub>	Bus free time between a stop and start condition	1.3		μs		
t <sub>VD;DAT</sub>	Data valid time		0.9	ns		
t <sub>VD;ACK</sub>	Data valid acknowledge time		0.9	ns		
f <sub>SCL</sub>	SCL clock frequency; I <sup>2</sup> C mode for local I <sup>2</sup> C control		400	kHz		
t <sub>r</sub>	Rise time of both SDA and SCL signals		300	ns		
t <sub>f</sub>	Fall time of both SDA and SCL signals		300	ns		
C <sub>bus_100kHz</sub>	Total capacitive load for each bus line when operating at ≤ 100 kHz		400	pF		
C <sub>bus 400kHz</sub>	Total capacitive load for each bus line when operating at ≤ 400 kHz		100	pF		

## 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tCCCB_DEFAULT	Power on default of CC1 and CC2 voltage debounce time	DEBOUCE register = 2'b00		168		ms
t <sub>VBUS_DB</sub>	Debounce of VBUS_DET pin after valid V <sub>BUS_THR</sub>			2		ms
t <sub>DRP_DUTY_CYCLE</sub>	Power-on default of percentage of time DRP advertises DFP during a t <sub>DRP</sub>	DRP_DUTY_CYCLE register = 2'b00		30%		
t <sub>DRP</sub>	The period during which the TUSB320 or the TUSB320I in DFP mode completes a DFP to UFP and back advertisement.		50	75	100	ms
t <sub>I2C_EN</sub>	Time from TUSB320 EN_N low or TUSB320I EN high and $\rm V_{DD}$ active to $\rm I^2C$ access available				100	ms
t <sub>SOFT_RESET</sub>	Soft reset duration		26	49	95	ms






Figure 1. VBUS Detect and Debounce



## 7 Detailed Description

#### 7.1 Overview

The USB Type-C ecosystem operates around a small form factor connector and cable that is flippable and reversible. Because of the nature of the connector, a scheme is needed to determine the connector orientation. Additional schemes are needed to determine when a USB port is attached and the acting role of the USB port (DFP, UFP, DRP), as well as to communicate Type-C current capabilities. These schemes are implemented over the CC pins according to the USB Type-C specifications. The TUSB320 device provides Configuration Channel (CC) logic for determining USB port attach and detach, role detection, cable orientation, and Type-C current mode. The TUSB320 device also contains several features such as mode configuration and low standby current which make this device ideal for source or sinks in USB2.0 applications.




Figure 2. Functional Block Diagram of TUSB320

## 7.1.1 Cables, Adapters, and Direct Connect Devices

*Type-C Specification 1.1* defines several cables, plugs and receptacles to be used to attach ports. The TUSB320 device supports all cables, receptacles, and plugs. The TUSB320 device does not support e-marking.

#### 7.1.1.1 USB Type-C Receptacles and Plugs

Below is list of Type-C receptacles and plugs supported by the TUSB320 device:

- USB Type-C receptacle for USB2.0 platforms and devices
- USB full-featured Type-C plug
- USB2.0 Type-C plug

Copyright © 2015–2017, Texas Instruments Incorporated

#### Submit Documentation Feedback



## **Overview (continued)**

## 7.1.1.2 USB Type-C Cables

Below is a list of Type-C cables types supported by the TUSB320 device:

- USB full-featured Type-C cable
- USB2.0 Type-C cable with USB2.0 plug
- · Captive cable with either a USB full-featured plug or USB2.0 plug

### 7.1.1.3 Legacy Cables and Adapters

The TUSB320 device supports legacy cable adapters as defined by the Type-C Specification. The cable adapter must correspond to the mode configuration of the TUSB320 device.




Figure 3. Legacy Adapter Implementation Circuit

#### 7.1.1.4 Direct Connect Devices

The TUSB320 device supports the attaching and detaching of a direct-connect device.

### 7.1.1.5 Audio Adapters

Additionally, the TUSB320 device supports audio adapters for audio accessory mode, including:

- · Passive Audio Adapter
- Charge Through Audio Adapter

### 7.2 Feature Description

### 7.2.1 Port Role Configuration

The TUSB320 device can be configured as a downstream facing port (DFP), upstream facing port (UFP), or dualrole port (DRP) using the tri-level PORT pin. The PORT pin should be pulled high to  $V_{DD}$  using a pullup resistance, low to GND or left as floated on the PCB to achieve the desired mode. This flexibility allows the TUSB320 device to be used in a variety of applications. The TUSB320 device samples the PORT pin after reset and maintains the desired mode until the TUSB320 device is reset again. Table 1 lists the supported features in each mode:

Product Folder Links: TUSB320

Copyright © 2015–2017, Texas Instruments Incorporated



## **Feature Description (continued)**

Table 1. Supported Features for the TUSB320 Device by Mode

PORT PIN SUPPORTED FEATURES	HIGH (DFP ONLY)	LOW (UFP ONLY)	NC (DRP)
Port attach and detach	Yes	Yes	Yes
Cable orientation (through I <sup>2</sup> C)	Yes	Yes	Yes
Current advertisement	Yes	=	Yes (DFP)
Current detection	-	Yes	Yes (UFP)
Accessory modes (audio and debug)	Yes	-	Yes
Active cable detection	Yes	-	Yes (DFP)
I <sup>2</sup> C / GPIO	Yes	Yes	Yes
Legacy cables	Yes	Yes	Yes
V <sub>BUS</sub> detection	-	Yes	Yes (UFP)

### 7.2.1.1 Downstream Facing Port (DFP) - Source

The TUSB320 device can be configured as a DFP only by pulling the PORT pin high through a resistance to  $V_{DD}$ . In DFP mode, the TUSB320 device constantly presents Rps on both CC. In DFP mode, the TUSB320 device initially advertises default USB Type-C current. The Type-C current can be adjusted through  $I^2C$  if the system needs to increase the amount advertised. The TUSB320 device adjusts the Rps to match the desired Type-C current advertisement. In GPIO mode, the TUSB320 device only advertises default Type-C current.

When configured as a DFP, the TUSB320 can operate with older USB Type-C 1.0 devices except for a USB Type-C 1.0 DRP device. The TUSB320 can not operate with a USB Type-C 1.0 DRP device. This limitation is a result of a backwards compatibility problem between USB Type-C 1.1 DFP and a USB Type-C 1.0 DRP.

### 7.2.1.2 Upstream Facing Port (UFP) - Sink

The TUSB320 device can be configured as a UFP only by pulling the PORT pin low to GND. In UFP mode, the TUSB320 device constantly presents pulldown resistors (Rd) on both CC pins. The TUSB320 device monitors the CC pins for the voltage level corresponding to the Type-C mode current advertisement by the connected DFP. The TUSB320 device debounces the CC pins and wait for  $V_{BUS}$  detection before successfully attaching. As a UFP, the TUSB320 device detects and communicates the advertised current level of the DFP to the system through the OUT1 and OUT2 GPIOs (if in GPIO mode) or through the I²C CURRENT\_MODE\_DETECT register one time in the Attached.SNK state.

After initial connection, the advertised current by the connected DFP could change due to changes in its system power resource. For example, a DFP could advertise high current on initial connection but then decide to reduce to default current because user removed external power adapter from their notebook. Because the TUSB320 will only advertise on OUT1 and OUT2 the initial advertised current, it is recommend to monitor the advertised current through the TUSB320's I2C interface from the CURRENT\_MODE\_DETECT register. System software must periodically perform a I2C\_SOFT\_RESET in order for the CURRENT\_MODE\_DETECT register to be updated based on the state of the CC pins.

### 7.2.1.3 Dual Role Port (DRP)

The TUSB320 device can be configured to operate as a DRP when the PORT pin is left floated on the PCB. In DRP mode, the TUSB320 device toggles between operating as a DFP and a UFP. When functioning as a DFP in DRP mode, the TUSB320 device complies with all operations as defined for a DFP according to the Type-C Specification. When presenting as a UFP in DRP mode, the TUSB320 device operates as defined for a UFP according to the Type-C Specification.



### 7.2.2 Type-C Current Mode

When a valid cable detection and attach have been completed, the DFP has the option to advertise the level of Type-C current a UFP can sink. The default current advertisement for the TUSB320 device is 500 mA (for USB2.0) or 900 mA (for USB3.1). If a higher level of current is available, the  $I^2C$  registers can be written to provide medium current at 1.5 A or high current at 3 A. When the CURRENT\_MODE\_ADVERTISE register has been written to advertise higher than default current, the DFP adjusts the Rps for the specified current level. If a DFP advertises 3 A, it ensures that the  $V_{DD}$  of the TUSB320 device is 3.5 V or greater. Table 2 lists the Type-C current advertisements in GPIO an  $I^2C$  modes.

Table 2. Type-C Current Advertisement for GPIO and I<sup>2</sup>C Modes

TYPE-C CURRENT		GPIO MODE (AI	DDR PIN IN NC)	I <sup>2</sup> C MODE (ADDR PIN H, L)	
TTPE-C	CORRENT	UFP (PORT PIN L)	DFP (PORT PIN H)	UFP	DFP
Default	500 mA (USB2.0) 900 mA (USB3.1)	Current mode detected and output through OUT1	Only advertisement	Current mode detected and read through I <sup>2</sup> C	I <sup>2</sup> C register default is 500 or 900 mA
Mediu	m - 1.5 A	/ OUT2	N/A	register	Advertisement selected through writing I <sup>2</sup> C
High	h - 3 A		IV/A		register

### 7.2.3 Accessory Support

The TUSB320 device supports audio and debug accessories in DFP mode and DRP mode. Audio and debug accessory support is provided through reading of I<sup>2</sup>C registers. Audio accessory is also supported through GPIO mode with INT\_N/OUT3 pin (audio accessory is detected when INT\_N/OUT3 pin is low).

### 7.2.3.1 Audio Accessory

Audio accessory mode is supported through two types of adapters. First, the passive audio adapter can be used to convert the Type-C connector into an audio port. In order to effectively detect the passive audio adapter, the TUSB320 device must detect a resistance < Ra on both of the CC pins.

Secondly, a charge through audio adapter may be used. The primary difference between a passive and charge through adapter is that the charge through adapter supplies 500 mA of current over VBUS. The charge through adapter contains a receptacle and a plug. The plug acts as a DFP and supply  $V_{\text{BUS}}$  when the plug detects a connection.

When the TUSB320 device is configured in GPIO mode, OUT3 pin determines if an audio accessory is connected. When an audio accessory is detected, the OUT3 pin is pulled low.

### 7.2.3.2 Debug Accessory

Debug is an additional state supported by USB Type-C. The specification does not define a specific user scenario for this state, but it is important because the end user could use debug accessory mode to enter a test state for production specific to the application. Charge through debug accessory is not supported by TUSB320 when in DRP or UFP mode.

#### 7.2.4 I<sup>2</sup>C and GPIO Control

The TUSB320 device can be configured for  $I^2C$  communication or GPIO outputs using the ADDR pin. The ADDR pin is a tri-level control pin. When the ADDR pin is left floating (NC), the TUSB320 device is in GPIO output mode. When the ADDR pin is pulled high or pulled low, the TUSB320 device is in  $I^2C$  mode.

All outputs for the TUSB320 device are open drain configuration.

The OUT1 and OUT2 pins are used to output the Type-C current mode when in GPIO mode. Additionally, the OUT3 pin is used to communicate the audio accessory mode in GPIO mode. Table 3 lists the output pin settings. See the *Pin Functions* table for more information.

High Current (3.0 A) in Attached State



Table 3. Simplified Operation for OUT1 and OUT2

OUT1	OUT2	ADVERTISEMENT			
Н	Н	Default Current in Unattached State			
Н	L	Default Current in Attached State			
L	Н	Medium Current (1.5 A) in Attached State			

When operating in I<sup>2</sup>C mode, the TUSB320 device uses the SCL and SDA lines for clock and data and the INT\_N pin to communicate a change in I<sup>2</sup>C registers, or an interrupt, to the system. The INT\_N pin is pulled low when the TUSB320 device updates the registers with new information. The INT\_N pin is open drain. The INTERRUPT\_STATUS register should be set when the INT\_N pin is pulled low. To clear the INTERRUPT\_STATUS register, the end user writes to I<sup>2</sup>C.

When operating in GPIO mode, the OUT3 pin is used in place of the INT\_N pin to determine if an audio accessory is detected and attached. The OUT3 pin is pulled low when an audio accessory is detected.

#### **NOTE**

When using the 3.3 V supply for  $I^2C$ , the end user must ensure that the  $V_{DD}$  is 3 V and above. Otherwise the  $I^2C$  may back power the device.

## 7.2.5 V<sub>BUS</sub> Detection

The TUSB320 device supports  $V_{BUS}$  detection according to the Type-C Specification.  $V_{BUS}$  detection is used to determine the attachment and detachment of a UFP and to determine the entering and exiting of accessary modes.  $V_{BUS}$  detection is also used to successfully resolve the role in DRP mode.

The system  $V_{BUS}$  voltage must be routed through a 900-k $\Omega$  resistor to the VBUS\_DET pin on the TUSB320 device if the PORT pin is configured as a DRP or a UFP. If the TUSB320 device is configured as a DFP and only ever used in DFP mode, the VBUS\_DET pin can be left unconnected.

### 7.3 Device Functional Modes

The TUSB320 device has four functional modes. Table 4 lists these modes:

Table 4. USB Type-C States According to TUSB320 Functional Modes

MODES	GENERAL BEHAVIOR	PORT PIN	STATES <sup>(1)</sup>	
		UFP	Unattached.SNK	
		UFP	AttachWait.SNK	
Linattochad	USB port unattached. ID, PORT operational. I <sup>2</sup> C on. CC pins	DRP	Toggle Unattached.SNK → Unattached.SRC	
Unattached	configure according to PORT pin.	DRP	AttachedWait.SRC or AttachedWait.SNK	
		DFP	Unattached.SRC	
		DFP	AttachWait.SRC	
		UFP	Attached.SNK	
			Attached.SNK	
		DRP	Attached.SRC	
Active	USB port attached. All GPIOs	DKF	Audio accessory	
Active	operational. I <sup>2</sup> C on.		Debug accessory	
			Attached.SRC	
		DFP A	Audio accessory	
			Debug accessory	
Dead battery	No operation. V <sub>DD</sub> not available.	UFP/DRP/DFP	Default device state to UFP/SNK with Rd.	
Shutdown	V <sub>DD</sub> available. EN_N pin high.	UFP/DRP/DFP	Default device state to UFP/SNK with Rd.	

Required; not in sequential order.



#### 7.3.1 Unattached Mode

Unattached mode is the primary mode of operation for the TUSB320 device, because a USB port can be unattached for a lengthy period of time. In unattached mode,  $V_{DD}$  is available, and all IOs and  $I^2C$  are operational. After the TUSB320 device is powered up, the part enters unattached mode until a successful attach has been determined. Initially, right after power up, the TUSB320 device comes up as an Unattached.SNK. The TUSB320 device checks the PORT pin and operates according to the mode configuration. The TUSB320 device toggles between the UFP and the DFP if configured as a DRP. In unattached mode,  $I^2C$  can be used to change the mode configuration or port role if the board configuration of the PORT pin is not the desired mode. Writing to the  $I^2C$  MODE\_SELECT register can override the PORT pin only in unattached mode. The PORT pin is only sampled at reset or power up.  $I^2C$  must be used after reset to change the device mode configuration.

#### 7.3.2 Active Mode

Active mode is defined as the port being attached. In active mode, all GPIOs are operational, and I<sup>2</sup>C is read / write (R/W). When in active mode, the TUSB320 device communicates to the AP that the USB port is attached. This happens through the ID pin if TUSB320 is configured as a DFP or DRP connect as source. If TUSB320 is configured as a UFP or a DRP connected as a sink, the OUT1/OUT2 and INT\_N/OUT3 pins are used. The TUSB320 device exits active mode under the following conditions:

- Cable unplug
- V<sub>BUS</sub> removal if attached as a UFP
- Dead battery; system battery or supply is removed
- · EN\_N pin floated or pulled high

During active mode, I<sup>2</sup>C cannot be used to change the mode configuration. This can only be done if TUSB320 is in unattached state.

### 7.3.3 Dead Battery Mode

During dead battery mode,  $V_{DD}$  is not available. CC pins always default to pulldown resistors in dead battery mode. Dead battery mode means:

- TUSB320 in UFP with 5.1-kΩ ± 20% Rd; cable connected and providing charge
- TUSB320 in UFP with 5.1-k $\Omega$  ± 20% Rd; nothing connected (application could be off or have a discharged battery)

Upon exiting dead battery mode ( $V_{DD}$  is active), the software must perform the following sequence in order for Rp to be presented on both CC pins:

- 1. Write a 0x04 to I<sup>2</sup>C address 0x45.
- 2. Wait 30ms.
- 3. Write a 0x00 to I<sup>2</sup>C address 0x45.

Between steps 1 and 3, the status flags will be set. The software must ignore these flags when performing the three steps.

#### NOTE

When  $V_{DD}$  is off, the TUSB320 non-failsafe pins (VBUS\_DET, ADDR, PORT, ID, OUT[3:1] pins) could back-drive the TUSB320 device if not handled properly. When necessary to pull these pins up, it is recommended to pullup PORT, ADDR, INT\_N/OUT3, and ID to the device's  $V_{DD}$  supply. The VBUS\_DET must be pulled up to  $V_{BUS}$  through a 900-k $\Omega$  resistor.

#### 7.3.4 Shutdown Mode

Shutdown mode for TUSB320 device is defined as follows:

- Supply voltage available and EN\_N pin is pulled high.
- EN\_N pin has internal pullup resistor.
- The TUSB320 device is off, but still maintains the Rd on the CC pins



## 7.4 Programming

For further programmability, the TUSB320 device can be controlled using  $I^2C$ . The TUSB320 device local  $I^2C$  interface is available for reading/writing after  $T_{I2C\_EN}$  when the device is powered up. The SCL and SDA terminals are used for  $I^2C$  clock and  $I^2C$  data respectively. If  $I^2C$  is the preferred method of control, the ADDR pin must be set accordingly.

Table 5. TUSB320 I2C Addresses

	TUSB320 I <sup>2</sup> C Target Address							
ADDR pin	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
Н	1	1	0	0	0	0	1	0/1
L	1	1	0	0	0	0	0	0/1

The following procedure should be followed to write to TUSB320 I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TUSB320 7-bit address and a zero-value R/W bit to indicate a write cycle
- 2. The TUSB320 device acknowledges the address cycle
- 3. The master presents the sub-address (I<sup>2</sup>C register within the TUSB320 device) to be written, consisting of one byte of data, MSB-first
- 4. The TUSB320 device acknowledges the sub-address cycle
- 5. The master presents the first byte of data to be written to the I<sup>2</sup>C register
- 6. The TUSB320 device acknowledges the byte transfer
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TUSB320 device
- 8. The master terminates the write operation by generating a stop condition (P)

The following procedure should be followed to read the TUSB320 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the TUSB320 7-bit address and a one-value R/W bit to indicate a read cycle
- 2. The TUSB320 device acknowledges the address cycle
- 3. The TUSB320 device transmits the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the T I<sup>2</sup>C register occurred prior to the read, then the TUSB320 device starts at the sub-address specified in the write.
- 4. The TUSB320 device waits for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I<sup>2</sup>C master acknowledges reception of each data byte transfer
- 5. If an ACK is received, the TUSB320 device transmits the next byte of data
- 6. The master terminates the read operation by generating a stop condition (P)

The following procedure should be followed for setting a starting sub-address for I<sup>2</sup>C reads:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TUSB320 7-bit address and a zero-value R/W bit to indicate a read cycle
- 2. The TUSB320 device acknowledges the address cycle
- 3. The master presents the sub-address (I<sup>2</sup>C register within the TUSB320 device) to be read, consisting of one byte of data, MSB-first
- 4. The TUSB320 device acknowledges the sub-address cycle
- 5. The master terminates the read operation by generating a stop condition (P)

### NOTE

If no sub-addressing is included for the read procedure, then the reads start at register offset 00h and continue byte-by-byte through the registers until the I<sup>2</sup>C master terminates the read operation. If a I<sup>2</sup>C address write occurred prior to the read, then the reads start at the sub-address specified by the address write.



## 7.5 Register Maps

## Table 6. CSR Registers

ACCESS TAG	NAME	MEANING
R	Read	The field may be read by software.
W	Write	The field may be written by software.
S	Set	The field may be set by a write of one. Writes of zeros to the field have no effect.
С	Clear	The field may be cleared by a write of one. Writes of zeros to the field have no effect.
U	Update	Hardware may autonomously update this field.
NA	No Access	Not accessible or not applicable.

## Table 7. CSR Registers Bit Address and Description

ADDRESS	BIT(S)	BIT NAME	DESCRIPTION	ACCESS
0x00 – 0x07	7:0	DEVICE_ID	For the TUSB320 device these fields return a string of ASCII characters returning TUSB320 Addresses 0x07 - 0x00 = {0x00 0x54 0x55 0x53 0x42 0x33 0x32 0x30}	R
	7:6	CURRENT_MODE_ADVERTISE	These bits are programmed by the application to raise the current advertisement from default.  00 - Default (500 mA / 900 mA) initial value at startup  01 - Mid (1.5 A)  10 - High (3 A)  11 - Reserved	RW
	5:4	CURRENT_MODE_DETECT	These bits are set when a UFP determines the Type-C Current mode.  00 – Default (value at start up)  01 – Medium  10 – Charge through accessory – 500 mA  11 – High	RU
0x08	3:1	ACCESSORY_CONNECTED	These bits are read by the application to determine if an accessory was attached.  000 – No accessory attached (default)  001 – Reserved  010 – Reserved  011 – Reserved  100 – Audio accessory  101 – Audio charged thru accessory  110 – Debug accessory  111 – Reserved	RU
	0	ACTIVE_CABLE_DETECTION	This flag indicates that an active cable has been plugged into the Type-C connector. When this field is set, an active cable is detected.	RU



# Table 7. CSR Registers Bit Address and Description (continued)

ADDRESS	BIT(S)	BIT NAME	DESCRIPTION	ACCESS
			This is an additional method to communicate attach other than the ID pin. These bits can be read by the application to determine what was attached.	
	7:6	ATTACHED_STATE	00 - Not attached (default)	RU
		_	01 – Attached.SRC (DFP)	
			10 – Attached.SNK (UFP)	
			11 – Attached to an accessory	
	5	CABLE_DIR	Cable orientation. The application can read these bits for cable orientation information.	RU
			0 – CC1	
			1 – CC2 (default)	
0x09			The INT pin is pulled low whenever a CSR changes. When a CSR change has occurred this bit should be held at 1 until the application clears it.	
0x09		INTERRUPT_STATUS	0 – Clear	
	4		<ul><li>1 – Interrupt (When INT_N is pulled low, this bit will be</li><li>1. This bit is 1 whenever any CSR are changed)</li></ul>	RCU
			Note: SW must make sure the INTERRUPT_STATUS has been cleared to zero. Rewrites to this register are needed for the INT_N to be correctly asserted for all interrupt events.	
	3		Reserved	R
			Percentage of time that a DRP advertises DFP during tDRP	
			00 - 30% (default)	
	2:1	DRP_DUTY_CYCLE	01 – 40%	RW
			10 – 50%	
			11 – 60%	
	0		Reserved	R



# Table 7. CSR Registers Bit Address and Description (continued)

ADDRESS	BIT(S)	BIT NAME	DESCRIPTION	ACCESS
	7:6	DEBOUNCE	The nominal amount of time the TUSB320 device debounces the voltages on the CC pins.  00 - 133ms (default)  01 - 116ms  10 - 151ms  11 - 168ms	RW
0x0A	5:4	MODE_SELECT	This register can be written to set the TUSB320 device mode operation. The ADDR pin must be set to I <sup>2</sup> C mode. If the default is maintained, the TUSB320 device operates according to the PORT pin levels and modes. The MODE_SELECT can only be changed when in the unattached state.  00 – Maintain mode according to PORT pin selection (default)  01 – UFP mode (unattached.SNK)  10 – DFP mode(unattached.SRC)  11 – DRP mode(start from unattached.SNK)	RW
	3 2:1	I <sup>2</sup> C_SOFT_RESET	This resets the digital logic. The bit is self-clearing. A write of 1 starts the reset. The following registers maybe affected after setting this bit:  CURRENT_MODE_DETECT  ACTIVE_CABLE_DETECTION  ACCESSORY_CONNECTED  ATTACHED_STATE  CABLE_DIR  Reserved	RSU R
	0		Reserved	R
	7:3		Reserved	R
0x45	2	DISABLE_RD_RP	When this field is set, Rd and Rp are disabled.  0 – Normal operation (default)  1 – Disable Rd and Rp	RW
	1:0		Reserved. For TI internal use only. Do not change default value.	RW

Product Folder Links: TUSB320

Copyright © 2015–2017, Texas Instruments Incorporated



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TUSB320 device is a Type-C configuration channel logic and port controller. The TUSB320 device can detect when a Type-C device is attached, what type of device is attached, the orientation of the cable, and power capabilities (both detection and broadcast). The TUSB320 device can be used in a source application (DFP) or in a sink application (UFP).




Figure 4. TUSB320 in UFP Mode Supporting Default Implementation




Figure 5. TUSB320 in UFP Mode Supporting Advanced Power Delivery




Figure 6. TUSB320 in DFP Mode Supporting Default Implementation





Figure 7. TUSB320 in DFP Mode Supporting Advanced Power Delivery

Copyright © 2015–2017, Texas Instruments Incorporated

Submit Documentation Feedback



## **Application Information (continued)**



Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated



## 8.2 Typical Application

### 8.2.1 DRP in I<sup>2</sup>C Mode

Figure 10 shows the TUSB320 device configured as a DRP in I<sup>2</sup>C mode.




Figure 10. DRP in I<sup>2</sup>C Mode Schematic

#### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 8:

Table 8. Design Requirements for DRP in I<sup>2</sup>C Mode

DESIGN PARAMETER	VALUE
V <sub>DD</sub> (2.75 V to 5 V)	VBAT (less than 5 V)
Mode (I <sup>2</sup> C or GPIO)	I <sup>2</sup> C ADDR pin must be pulled down or pulled up
I <sup>2</sup> C address (0x61 or 0x60)	0x60 ADDR pin must be pulled low or tied to GND
Type-C port type (UFP, DFP, or DRP)	DRP PORT pin is NC
Shutdown support (EN_N control)	No

### 8.2.1.2 Detailed Design Procedure

The TUSB320 device supports a  $V_{DD}$  in the range of 2.75 V to 5 V. In this particular use case, VBAT which must be in the required  $V_{DD}$  range is connected to the  $V_{DD}$  pin. A 100-nF capacitor is placed near  $V_{DD}$ .

The TUSB320 device is placed into  $I^2C$  mode by either pulling the ADDR pin high or low. In this case, the ADDR pin is tied to GND which results in a  $I^2C$  address of 0x60. The SDA and SCL must be pulled up to either 1.8 V or 3.3 V. When pulled up to 3.3 V, the  $V_{DD}$  supply must be at least 3 V to keep from back-driving the  $I^2C$  interface.

The TUSB320 device can enter shutdown mode by pulling the EN\_N pin high, which puts the TUSB320 device into a low power state. In this case, external control of the EN\_N pin is not implemented and therefore the EN\_N pin is tied to GND.



The INT\_N/OUT3 pin is used to notify the PMIC when a change in the TUSB320 I $^2$ C registers occurs. This pin is an open drain output and requires an external pullup resistor. The pin should be pulled up to  $V_{DD}$  using a 200-k $\Omega$  resistor.

The ID pin is used to indicate when a connection has occurred if the TUSB320 device is a DFP while configured for DRP. An OTG USB controller can use this pin to determine when to operate as a USB Host or USB Device. When this pin is driven low, the OTG USB controller functions as a host and then enables  $V_{BUS}$ . The Type-C standard requires that a DFP not enable  $V_{BUS}$  until it is in the Attached.SRC state. If the ID pin is not low but  $V_{BUS}$  is detected, then OTG USB controller functions as a device. The ID pin is open drain output and requires an external pullup resistor. It should be pulled up to  $V_{DD}$  using a 200-k $\Omega$  resistor.

The Type-C port mode is determined by the state of the PORT pin. When the PORT pin is not connected, the TUSB320 device is in DRP mode. The Type-C port mode can also be controlled by the MODE\_SELECT register through the I<sup>2</sup>C interface when the TUSB320 device is in the unattached state.

The VBUS\_DET pin must be connected through a 900-k $\Omega$  resistor to V<sub>BUS</sub> on the Type-C that is connected. This large resistor is required to protect the TUSB320 device from large V<sub>BUS</sub> voltage that is possible in present day systems. This resistor along with internal pulldown keeps the voltage observed by the TUSB320 device in the recommended range.

The USB2 specification requires the bulk capacitance on  $V_{BUS}$  based on UFP or DFP. When operating the TUSB320 device in a DRP mode, it alternates between UFP and DFP. If the TUSB320 device connects as a UFP, the large bulk capacitance must be removed. The FET in Figure 10 performs this task.

 PORT CONFIGURATION
 MIN
 MAX
 UNIT

 Downstream facing port (DFP)
 120
 μF

 Upstream facing port (UFP)
 1
 10
 μF

Table 9. USB2 Bulk Capacitance Requirements

## 8.2.1.3 Application Curves




Figure 11. Application Curve for DRP in I<sup>2</sup>C Mode

Product Folder Links: TUSB320

Copyright © 2015-2017, Texas Instruments Incorporated



### 8.2.2 DFP in I<sup>2</sup>C Mode

Figure 12 shows the TUSB320 device configured as a DFP in I<sup>2</sup>C mode.




Figure 12. DFP in I<sup>2</sup>C Mode Schematic

### 8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 10:

 DESIGN PARAMETER
 VALUE

 VDD (2.75 V to 5 V)
 5 V

 Mode (I²C or GPIO)
 I²C ADDR pin must be pulled down or pulled up

 I²C address (0x61 or 0x60)
 0x60 ADDR pin must be pulled low or tied to GND

 Type-C port type (UFP, DFP, or DRP)
 DFP PORT pin is pulled up

 Shutdown support (EN\_N Control)
 No

Table 10. Design Requirements for DFP in I<sup>2</sup>C Mode

### 8.2.2.2 Detailed Design Procedure

The TUSB320 device supports a  $V_{DD}$  in the range of 2.75 V to 5 V. In this particular case,  $V_{DD}$  is set to 5 V. A 100-nF capacitor is placed near  $V_{DD}$ .

The TUSB320 device is placed into  $I^2C$  mode by either pulling the ADDR pin high or low. In this particular case, the ADDR pin is tied to GND which results in a  $I^2C$  address of 0x60. The SDA and SCL must be pulled up to either 1.8 V or 3.3 V. When pulled up to 3.3 V, the  $V_{DD}$  supply must be at least 3 V to keep from back-driving the  $I^2C$  interface.

The TUSB320 device can enter shutdown mode by pulling the EN\_N pin high, which puts the TUSB320 device into a low power state. In this case, external control of the EN\_N pin is not implemented and therefore the EN\_N pin is tied to GND.

The INT\_N/OUT3 pin is used to notify the PMIC when a change in the TUSB320 I<sup>2</sup>C registers occurs. This pin is an open drain output and requires an external pullup resistor. The pin should be pulled up to  $V_{DD}$  using a 200-k $\Omega$  resistor.

The Type-C port mode is determined by the state of the PORT pin. When the PORT pin is pulled high, the TUSB320 device is in DFP mode. The Type-C port mode can also be controlled by the MODE\_SELECT register through the I<sup>2</sup>C interface when the TUSB320 device is in the unattached state.

The VBUS\_DET pin must be connected through a  $900-k\Omega$  resistor to  $V_{BUS}$  on the Type-C that is connected. This large resistor is required to protect the TUSB320 device from large  $V_{BUS}$  voltage that is possible in present day systems. This resistor along with internal pulldown keeps the voltage observed by the TUSB320 device in the recommended range.

The USB2 specification requires the bulk capacitance on  $V_{BUS}$  based on UFP or DFP. When operating the TUSB320 device in a DFP mode, a bulk capacitance of at least 120 $\mu$ F is required. In this particular case, a 150- $\mu$ F capacitor was chosen.

### 8.2.2.3 Application Curves




Figure 13. Application Curve for DFP in I<sup>2</sup>C Mode



### 8.2.3 UFP in I<sup>2</sup>C Mode

Figure 14 shows the TUSB320 device configured as a DFP in I<sup>2</sup>C mode.




Figure 14. UFP in I<sup>2</sup>C Mode Schematic

### 8.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 11:

 DESIGN PARAMETER
 VALUE

 VDD (2.75 V to 5 V)
 5 V

 Mode (I<sup>2</sup>C or GPIO)
 I<sup>2</sup>C

 ADDR pin must be pulled down or pulled up

 0x60
 0x60

 ADDR pin must be pulled low or tied to GND

 Type-C port type (UFP, DFP, or DRP)
 UFP

 PORT pin is pulled down

 Shutdown support (EN\_N control)
 No

Table 11. Design Requirements for UFP in I<sup>2</sup>C Mode

## 8.2.3.2 Detailed Design Procedure

The TUSB320 device supports a  $V_{DD}$  in the range of 2.75 V to 5 V. In this particular case,  $V_{DD}$  is set to 5 V. A 100-nF capacitor is placed near  $V_{DD}$ . If  $V_{BUS}$  is guaranteed to be less than 5.5 V, powering the TUSB320 device through a diode can be implemented.

The TUSB320 device is placed into  $I^2C$  mode by either pulling the ADDR pin high or low. In this case, the ADDR pin is tied to GND which results in a  $I^2C$  address of 0x60. The SDA and SCL must be pulled up to either 1.8 V or 3.3 V. When pulled up to 3.3 V, the  $V_{DD}$  supply must be at least 3 V to keep from back-driving the  $I^2C$  interface.

The TUSB320 device can enter shutdown mode by pulling the EN\_N pin high, which puts the TUSB320 device into a low power state. In this case, external control of the EN\_N pin is not implemented and therefore the EN\_N pin is tied to GND.



The INT\_N/OUT3 pin is used to notify the PMIC when a change in the TUSB320 I $^2$ C registers occurs. This pin is an open drain output and requires an external pullup resistor. The pin should be pulled up to  $V_{DD}$  using a 200-k $\Omega$  resistor.

The Type-C port mode is determined by the state of the PORT pin. When the PORT pin is pulled low, the TUSB320 device is in UFP mode. The Type-C port mode can also be controlled by the MODE\_SELECT register through the I<sup>2</sup>C interface when the TUSB320 device is in the unattached state.

The VBUS\_DET pin must be connected through a 900-k $\Omega$  resistor to V<sub>BUS</sub> on the Type-C that is connected. This large resistor is required to protect the TUSB320 device from large V<sub>BUS</sub> voltage that is possible in present day systems. This resistor along with internal pulldown keeps the voltage observed by the TUSB320 device in the recommended range.

The USB2 specification requires the bulk capacitance on  $V_{BUS}$  based on UFP or DFP. When operating the TUSB320 device in a UFP mode, a bulk capacitance between 1 to  $10\mu F$  is required. In this particular case, a 1- $\mu F$  capacitor was chosen.

### 8.2.3.3 Application Curves




Figure 15. Application Curve for UFP in I<sup>2</sup>C Mode



### 8.3 Initialization Set Up

The general power-up sequence for the TUSB320 device (EN\_N tied to ground) is as follows:

- 1. System is powered off (device has no  $V_{DD}$ ). The TUSB320 device is configured internally in UFP mode with Rds on CC pins (dead battery).
- V<sub>DD</sub> ramps POR circuit. V<sub>DD</sub> must ramp within 25 ms or less. IO pull-up power rail (i.e. pull up on ID, INT, SCL, SDA, ADDR, PORT) must ramp with V<sub>DD</sub> or lag after V<sub>DD</sub>.
- 3. I<sup>2</sup>C supply ramps up.
- 4. The TUSB320 device enters unattached mode and determines the voltage level from the PORT pin. This determines the mode in which the TUSB320 device operates (DFP, UFP, DRP).
- 5. The TUSB320 device monitors the CC pins as a DFP and V<sub>BUS</sub> for attach as a UFP.
- 6. The TUSB320 device enters active mode when attach has been successfully detected.

## 9 Power Supply Recommendations

The TUSB320 device has a wide power supply range from 2.7 to 5 V. The TUSB320 device can be run off of a system power such as a battery.

## 10 Layout

### 10.1 Layout Guidelines

- 1. An extra trace (or stub) is created when connecting between more than two points. A trace connecting pin A6 to pin B6 will create a stub because the trace also has to go to the USB Host. Ensure that:
  - A stub created by short on pin A6 (DP) and pin B6 (DP) at Type-C receptacle does not exceed 3.5 mm.
  - A stub created by short on pin A7 (DM) and pin B7 (DM) at Type-C receptacle does not exceed 3.5 mm.
- 2. A 100-nF capacitor should be placed as close as possible to the TUSB320  $V_{DD}$  pin.

## 10.2 Layout Example




Figure 16. TUSB320 Layout

Copyright © 2015–2017, Texas Instruments Incorporated

Product Folder Links: *TUSB320* 

## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 12. Related Links

PARTS	PRODUCT FOLDER   SAMPLE & BLIV		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
TUSB320	Click here	Click here	Click here	Click here	Click here		
TUSB320I	Click here	Click here	Click here	Click here	Click here		

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.
USB Type-C is a trademark of USB Implementers Forum.
All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

5-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TUSB320IRWBR	ACTIVE	X2QFN	RWB	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	70	Samples
TUSB320RWBR	ACTIVE	X2QFN	RWB	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	20	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

5-Apr-2017

n no event shall TI's liability aris	ing out of such information exceed the total	purchase price of the TI part(s) at	t issue in this document sold by	TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 2-Feb-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB320IRWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.61	4.0	8.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Feb-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TUSB320IRWBR	X2QFN	RWB	12	3000	195.0	200.0	45.0	



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.