### XR82C684



CMOS Quad Channel UART (QUART)

September 1999-2

#### **FEATURES**

- Four Full-Duplex, Independent Channels
- Asynchronous Receiver and Transmitter
- Quadruple-Buffered Receivers and Transmitters
- Programmable Stop Bits in 1/16 bit increments
- Pin Selectable "88" and "68 Mode"
- Internal Bit Rate Generators with more than 33 Bit Rates
- Independent Bit Rate Selection for each Transmitter and Receiver
- External Clock Capability
- Maximum Bit Rate: 1X clock 1Mb/s, 16X clock -125 kb/s
- Normal, AUTOECHO, Local LOOPBACK and Remote LOOPBACK Modes

- Two Multi-function 16-bit Counter/Timers
- Interrupt Output with Sixteen Maskable Interrupt Conditions
- Interrupt Vector Output on Acknowledge
- Programmable Interrupt Daisy Chain (Z-Mode Operation only)
- 16 General Purpose Output pins
- 16 General Purpose Input pins with Change of States Detectors 8 Bouts
- Multi-drop Mode Compatible with 8051 Nine Bit Mode
- On-chip Scillator for Crystal
- Standay Mode to Reduce Operating Power
- Advances CMOS Low Power Technology

### **GENERAL DESCRIPTION**

The EXAR Quad Universal Asynchronous Receiver and asynchronous communication channels in a sigle can be selected by tving the SEI size 1.00 package. The QUART is decired. microprocessor based systems and may be wed in a polled or interrupt-driven environment.

The XR 20684 device offers a single IC solution for microprocessor families. The "88" and "68 modes"

Re QUART is fabricated using advanced two layer metal, With a high performance density EPI/CMOS 1.8 process to provide high performance and low power consumption, and is packaged in a 44 pin PLCC and a 68 pin PLCC.

### ORDERING INFORMATION

Part No.	Package	Operating Temperature Range
XR82C684CJ/44	44 pin PLCC	0°C to 70°C
XR82C684CJ	68 pin PLCC	0°C to 70°C
XR82C684J/44	44 pin PLCC	-40°C to 85°C
XR82C684J	68 pin PLCC	-40°C to 85°C

/ / / /



### PRINCIPLES OF OPERATION

Figure 1 and Figure 2 present an overall block diagram of the QUART when operating in the 68 and 88 Modes, respectively. As illustrated in these block diagrams, the QUART consists of the following major functional blocks:

- Data Bus Buffer
- Interrupt Control
- Input Port
- Serial Communication Channels A, B, C, and D
- Operation Control
- Timing Control
- Output Port






Figure 1. Block Diagram of the XR82C684 in the 68 Mode









### **PIN DESCRIPTION**

Pin # 68 Pin PLCC	Pin # 44 Pin PLCC	Symbol	Туре	Description
1		V <sub>CC</sub> 0		Power Supply Pin.
2	1	SEL	I	<b>Mode Select.</b> "88 mode" can be selected by tying this pin to GND; connecting this pin to $V_{CC}$ will select the "68 mode."
3		OP2 (TXCA_16X) (TXCA_1X) (RXCA_1X)	0	Output Port 2 (General Purpose Output). This pin can also be configured to function as the "Channel A Transmitter 16x or 1x clock" output, or the "Channel A Receiver 1X clock" output.
4	2	OP3 (TXCB_1X) (RXCB_1X) (C/T_1_RDY)	0	Output 3 (Active low). Can be programmed as a general purpose output, the Channel B transmitter 1x clock" output, the "Channel B receiver 1x clock" output, or an open drain "Chanter/Timer 1 ready" output.
5	3	TXDB		Transmerer Seilal Data Output (Channel B). The least schifficant bit of the character is transmitted first. This cutput held in the "high" (marking state) when the transmitter is idle, disabled, or when the channel is operating in the local LOOPBACK mode. If an external transmitter clock is specified, TXCB, the transmitted data is softed out of the TSR (Transmitter Shift Register) or the falling the edge of this clock.  Receiver Serial Data Input (Channel B). The least significant bit of the character is received first. If the external receiver clock, RXCB, is specified, then the serial input data is sampled on the rising edge of this clock.  Crystal Output or External Clock Input. This pin is the connection for one side of the crystal and a capacitor to ground when the internal oscillator is used. If the oscillator is not used, an external clock signal must be supplied at this input.  In order for the XR82C684 device to function properly, the user must supply a signal with frequencies between 2.0 MHz and 8.0 MHz. This requirement can be met by either a crystal oscillator or by the external TTL-compatible clock signal.  Crystal Input. Connection for one side of the crystal (opposite of X1/CLK). If the oscillator is used, a capacitate must also be accorded from this pin to ground.
6	4	RXDB	roduct de	Receiver Serial Data Input (Channel B). The least significant bit of the character is received first. If the external receiver clock, RXCB, is specified, then the serial input data is sampled on the rising edge of this clock.
7	5	X1/CLK (O)	ot pe	Crystal Output or External Clock Input. This pin is the connection for one side of the crystal and a capacitor to ground when the internal oscillator is used. If the oscillator is not used, an external clock signal must be supplied at this input.
		The proshed may		In order for the XR82C684 device to function properly, the user must supply a signal with frequencies between 2.0 MHz and 8.0 MHz. This requirement can be met by either a crystal oscillator or by the external TTL-compatible clock signal.
8	6	<b>№</b>	I	Crystal Input. Connection for one side of the crystal (opposite of X1/CLK). If the oscillator is used, a capacitor must also be connected from this pin to ground. This pin must be left open if an external clock is supplied at the X1/CLK pin.
9		OP4 (RXRDY/ -FFULL_A)	0	Output 4 (General Purpose Output). This output pin can also be configured to function as the active-low "Receiver-Ready/FIFO Full" indicator for Channel A (RXRDY/-FFULL_A).
10		OP5 (RXRDY/ -FFULL_B)	0	Output 5 (General Purpose Output). This output pin can be configured to function as the active-low "Receiver-Ready/FIFO Full" indicator for Channel B (RXRDY/-FFULL_B).



Pin # 68 Pin PLCC	Pin # 44 Pin PLCC	Symbol	Туре	Description
11		OP6	0	Output 6 (General Purpose Output).
		(TXRDY_A)		This output pin can be configured to function as the active-low "Transmitter-Ready" indicator for Channel A (-TXRDY_A).
12		OP7 (TXRDY_B)	0	Output 7 (General Purpose Output). This output pin can be configured to function as the active-low "Transmitter-Ready" indicator for Channel B (-TXRDY_B).
13	7	D0	I/O	LSB of the Eight Bit Bi-Directional Data Bus. All transfers between the CPU and the QUART take place over this bus (consisting of pins D0 - D7). The bus is tri-stated when the -CS input is "high", except during an IACK cycle (in the Z-Mode).
14	8	D1	I/O	Bi-Directional Data Bus
15	9	D2	I/O	Bi-Directional Mata Bus.
16	10	D3	I/O	Bi-Direction Data bus.
17	11	D4	I/O	Bi-Directional Cara Bus.
18	12	D5	I/O	Bi-Directional Data Bus.
19	13	D6	I/O	Bistrectional Data Bus.
20	14	D7	1/0	MSB of the Eight Bit Bi-Directional Data Bus. All transfers between the CPU and the QUART take place over this ous (consisting of pins D0 - D7). The bus is tri-tetated when the -CS input is "high", except during an IACK o
21	15	R/-W (68 Mode) WRN (88 Mode)	roducide	Read/-Write (Input). If this input is high while -CS is left, then the CPU is performing a READ cycle with the UART. If this input is low, while -CS is low, then the CPU is performing a WRITE cycle with the QUART.
21	15	WRN (88 Mode)	the our	Write Strobe (Active Low). A "low" on this input while -CS is also "low" writes the contents of the Data Bus into the addressed register, within the QUART. The transfer occurs on the rising edge of -WR.
22	16	organies y		Chip Select (Active Low). The data bus is tri-stated when -CS is high. Data transfers between the CPU and the QUART via D0 - D7 are enabled when -CS is low.
23		( <b>30</b> RD)(D)	0	Output 15 (General Purpose Output). This output port pin can be configured to function as the open-drain, active-low "Transmitter Ready" indicator for Channel D (-TXRDY_D).
24		OP14 (-TXRDY_C)	0	Output 14 (General Purpose Output). This output port pin can be configured to function as the open-drain. active-low "Transmitter Ready" indicator for Channel C (-TXRDY_C).
25		OP13 (RXRDY/ -FFULL_D)	I/O	Output 13 (General Purpose Output). This output port pin can be configured to function as the open-drain, active low "Receiver Ready" or "FIFO Full" indicator for Channel D (RXRDY/-FFULL_D).
26		OP12 (RXRDY/ -FFULL_C)	0	Output 12 (General Purpose Output). This output port pin can be configured to function as the open-drain, active-low "Receiver Ready" or "FIFO Full" indicator for Channel C (RXRDY/-FFULL_C).



Pin # 68 Pin PLCC	Pin # 44 Pin PLCC	Symbol	Туре	Description
27	17	RXDD	I	Receiver Serial Data Input (Channel D). The least significant bit of the character is received first. If the external receiver clock, RXCD, is specified, then the serial input data is sampled on the rising edge of this clock.
28	18	TXDD	0	Transmitter Serial Data Output (Channel D). The least significant bit of the character is transmitted first. This output is held in the high (marking state) when the transmitter is idle, disabled, or when the channel is operating in the local LOOPBACK mode. If an external transmitter clock is specified, TXCD, the transmitted data is shifted out of the TSR (Transmitter Shift Register) on the falling the edge of this clock.
29	19	DTACKN (68 mode)	Aucts)	Data Transfer Acknowledge (Three-State, Active-Low). The QUARY asserts -DTACK in order to inform the CPU that the present READ or WRITE operation is nearly complete. The 68000 Family of CPUs requires this signal from its peripheral devices in order to quickly and properly controllete a READ or WRITE cycle.  If the QUART asserts -DTACK during a READ operation, indicates (to the CPU) that the requested data is on the databus. If -DTACK is asserted during an Interrupt Acknowledge cycle, the QUART is informing the CPU that the contents of the IVR (Interrupt Vector Register are available on the data bus.  If the QUART asserts the -DTACK during a WRITE cycle, its informing the CPU that the data, on the data bus has been latched into the data bus buffer of the QUART device.
29	19	IEO (88 mode) (Ne product a	to long	nearly complete. The 68000 Family of CPUs requires this signal from its beripheral devices in order to quickly and properly conclete a READ or WRITE cycle.  If the QUART asserts -DTACK during a READ operation, (indicates (to the CPU) that the requested data is on the databus. If -DTACK is asserted during an Interruct Acknowledge cycle, the QUART is informing the CPU to the contents of the IVR (Interrupt Vector Register are available on the data bus.  If the QUART asserts the -DTACK during a WRITE cycle, it is informing the CPU that the data, on the data bus has been latched into the data bus buffer of the QUART device.  Interrupt Enable Output (Z Mode; Active High). This output pin is normally "high". However, either one of the following two conditions can cause this output pin to be negated (toggle "low".)  1. If the IEI (Interrupt Enable Input) pin is "low". If IEO is "low" because of the IEI pin, IEO will toggle "high" once the IEI pin has toggled "high".  2. The QUART has issued an Interrupt Request to the CPU (-INTR pin is toggled "low"). If IEO is "low" because the QUART has requested an Interrupt, then IEO will remain "low", throughout the Interrupt Service Routine, until the CPU has invoked the "RESET IUS" Command.  Interrupt Acknowledge (Active Low). This input is the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request issued by the CPU's response to the interrupt request is inc
30	20	IAÕKN (68 or Z-Mode)	I	Interrupt Acknowledge (Active Low). This input is the CPU's response to the interrupt request issued by the QUART device. When the CPU asserts this input, it indicates that the QUART's interrupt request is about to be serviced, and that the very next bus cycle will be an interrupt acknowledge (IACK) cycle. The QUART will respond to the CPU's interrupt acknowledge signal by placing the contents of the Interrupt Vector Register (IVR) on the data bus (D0 - D7).



Pin # 68 Pin PLCC	Pin # 44 Pin PLCC	Symbol	Туре	Description
31	21	-INTRN	0	Interrupt Request Output (Active Low, Open-Drain)INTR is asserted upon the occurrence of one or more of the chip's maskable interrupting conditions. This signal will remain asserted throughout the Interrupt Service Routine and will be negated once the condition(s) causing the Interrupt Request has been eliminated.
32	22	OP11 (TXCD_1X) (RXCD_1X) (-C/T_2_RDY)	0	Output 11 (General Purpose Output). This output port pin can also be configured to function as the "Channel D Transmitter 1X clock" output (TXCD_1X), the "Channel D Receiver 1X clock" output, or the active-low "Counter/Timer #2 Ready" Output (-C/T_2_RDY)
33	23	GND		
34		GND		.6 A
35		OP10 (TXCC_1X) (TXCC_16X) (RXCC_1X)	0	Output 10 (General Purose Output). This output port pin can be configured a function as the "Channel C Transmitter. (Nor 15) clock" output; or as the "Channel C Receiver clock" Sutput.
36	24	OP9 (-RTSD)	0	Output 9 (General Purpose Output). This output port pinted be configured to function as the active-low, or
37	25	OP8 (-RTSC)	ocisi	Output & General Purpose Output). This output port pile care be configured to function as the active-low, when six in "Channel C Request-to-Send" output (-RTS).
38	26	TXDC	no orde	Output 9 (General Purpose Output). This output port pin can be configured to function as the active-low, organ-drain "Channel D, Request-to-Send" output (PTSP).  Output 8 General Purpose Output). This output port pic car be configured to function as the active-low, organization "Channel C Request-to-Send" output ((-RTSP)).  Tensmitter Serial Data Output (Channel D). The Cast significant bit of the character is transmitted first. This output is held in the high (marking state) when the transmitter is idle, disabled, or when the channel is operating in the local LOOPBACK mode. If an external transmitter clock is specified, TXCD, the transmitted data is shifted out of the TSR (Transmitter Shift Register) on the falling the edge of this clock.  Receive Serial Data Input (Channel D). The least significant bit is received first. If external receiver clock is specified, the data is sampled on the rising edge of the clock.  Input 15 (General Purpose Input). This input pin can also be configured to function as the external clock
39	27	we reside	0 1	Receive Serial Data Input (Channel D). The least significant bit is received first. If external receiver clock is specified, the data is sampled on the rising edge of the clock.
40		<b>3</b> P15	I	Input 15 (General Purpose Input).
41		(RXCD_EX)	I	Input 14 (General Purpose Input). This input pin can also be configured to function as the external clock input for the Receiver of Channel D (RXCD_EX).
42		IP13 (TXCD_EX)	I	Input 13 (General Purpose Input). This input pin can also be configured to function as the external clock input for the Transmitter of Channel D (TXCD_EX).
43		IP12 (RXCC_EX)	I	Input 12 (General Purpose Input). This input pin can also be configured to function as the external clock input for the Receiver of Channel C (RXCC_EX).



Pin # 68 Pin PLCC	Pin # 44 Pin PLCC	Symbol	Туре	Description
44	28	IEI (Z-Mode)	I	Interrupt Enable Input (Z-Mode; Active High). If this active-high input is at a logic "high", the QUART is capable of generating all non-masked Interrupt Requests to the CPU. If this input is at a logic "low", the QUART is inhibited from generating any Interrupt Requests to the CPU.
				<b>Note:</b> if the user is operating this device in the "68 Mode" or in the "88 I-Mode," then this pin should be tied to $V_{\rm CC}$ .
45		IP11 (TXCC_EX)	I	Input 11 (General Purpose Input). This input pin can also be configured to function as the external clock input for the Transmitter of Channel C (TXCC_EX).
46		IP10 (CT2_EX)	I	Input 10 (General Purpose Input). This input pin can be configured to the tion as the external clock input for Counter/Timer
47	29	IP9 (-CTSD)	ı	Input 9 (General Physose Input). This input pin can be configured to runcian as the active-low, "Channel D Clear-to-Gond" input (-CTSD).
48	30	IP8 (-CTSC)	I	Input & Gereral Purpose Input). This input pin can be configured to function as the active-low, "Channel C Clear-to Send" input (-CTSC).
49	31	A5	cisi	wSB Address Input. This input, along with address inputs, At - A5 are used to select certain registers within the QUART device during read and write operations with the CPU.
50	32	A4	W Co	Address Input.
51	33	A3	10, 700	Codress Input.
52	34	A2	), V, %	Address Input.
53	35	A1 (0)	10,01	LSB of Address Input.
54	36	IPO CONTROL OF	or po	Input 0 (General Purpose Input). This input can be configured to function as the active-low "Clear-to-Send" input for Channel A (-CTSA).
55	37	A4 A3 A2 A1 IP0 (-CTSA) OF1 CTSB) CT1	I	Input 1 (General Purpose Input). This input can be configured to function as the active-low "Clear-to-Send" input for Channel B (-CTSB).
56		CT <sub>2</sub> CEX)	I	Input 2 (General Purpose Input). This input can be configured to function as the external clock input for Counter/Timer # 1.
57		IP3 (TXCA_EX)	I	Input 3 (General Purpose Input). This input can be configured to function as the external clock input for the Channel A Transmitter.
58	38	-RD (88 Mode)		Read Strobe ("88 Mode"; Active Low). A "low" on this input while -CS is also "low" places the contents of the addressed QUART register, on the Data Bus.
				<b>Note:</b> If the user is operating this device in the "68-Mode" then this input should be tied to V <sub>CC</sub> .
59		IP4 (RXCA_EX)	1	Input 4 (General Purpose Input). This input can be configured to function as the external clock input for the Channel A Receiver.





Pin # 68 Pin PLCC	Pin # 44 Pin PLCC	Symbol	Туре	Description
60		IP5 (TXCB_EX)	I	Input 5 (General Purpose Input). This input can be configured to function as the external clock input for the Channel B Transmitter.
61		IP6 (RXCB_EX)	I	Input 6 (General Purpose Input). This input can be configured to function as the external clock input for the Channel B Receiver.
62		IP7	I	Input 7 (General Purpose Input).
63	39	RXDA	I	Reveive Serial Data Input (Channel A). The least significant bit of the character is received first. If external receiver clock, RXCA, is specified, the data is sampled on the rising edge of this clock.
64	40	TXDA	O	Transmitter Serial Data Output (Channel A). The least significant bit of the character is transmitted first. This output is held in the high (marking state) when the transmitter is ide dischled, or when the channel is operating in the local LOOPBACK mode. If an external transmitter clock is specified, TXCA, the transmitted data is shifted to of the TSR (Transmitter Shift Register) on the falling the edge of this clock.
65	41	OP0 (-RTSA)	0	Output 0 (General Purpose Output). This output port pir van also be configured to function as the active-low, epen-dram Request-to-Send output for Channel A
66	42	OP1 (-RTSB)	aucis)	Owbut 1 General Purpose Output). This output port at all also be configured to function as the active-low, open-orain Request-to-Send output for Channel B (-R1SB).
67	43	RESET OF A STATE OF A	or pe orde	Output 0 (Seneral Purpose Output). This output port pin van also be configured to function as the active-low, apen-dram Request-to-Send output for Channel A TRIS.  Or put 1 General Purpose Output). This output port the calcalso be configured to function as the active-low, open-orain Request-to-Send output for Channel B (-RISB).  Master Reset (Active High for the "88 Mode", and Active Low for the "68 Mode"). Asserting this input clears the following internal registers: SRn, ISRn, IMRn, OPRn, OPCRn, and initializes the IVRn to 0Fh, stops both of the Counter/Timers, puts 0P0 - OP15 in the high state, and places all four serial channels in the inactive state with the TXDA, TXDB, TXDC, and TXDD output marking (high).
68	44	V <sub>CC</sub> 1, C		

 $\text{TOM}^{^{\text{\tiny{TM}}}}$ 



### DC ELECTRICAL CHARACTERISTICS 1, 2

**Test Conditions:**  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V <sub>IL</sub>	Input Low Voltage	0.5		8.0	V	
V <sub>IH</sub>	Input High Voltage	2.0		$V_{CC}$	V	
V <sub>IHX1</sub>	Input High Voltage (X1/CLK)	4.0		$V_{CC}$	V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	IOL = 2.4mA
V <sub>OH</sub>	Output High Voltage	2.4			V	IOH = -400• A
I <sub>IL</sub>	Input Leakage Current	-25		25	• A	VIN = 0 to V <sub>CC</sub>
I <sub>ILSEL</sub>	Select Pin Leakage Current	-30		30	• A	VIN = 0 to V <sub>CC</sub>
I <sub>X1L</sub>	X1 Input Low Current		-20		•A	YIN 💫
I <sub>X2L</sub>	X2 Input Low Current		-7		mA	160°
I <sub>XIH</sub>	X1 Input High Current		20		A.	N = V <sub>CC</sub>
I <sub>X2H</sub>	X2 Input High Current		20		0.4V	VIN = V <sub>CC</sub>
I <sub>LL</sub>	Data Bus Tri-State Leakage Current	-10		10	ain!	VO = 0 to V <sub>CC</sub>
loc	Open Drain Output Leakage Current	-10		erillo	(1).A	VO = 0 to V <sub>CC</sub>
I <sub>CCA</sub>	Power Supply Current <sup>3</sup>		6	15	mA	Active Mode
I <sub>ccs</sub>	Power Supply Current <sup>3</sup>		36	100 S	mA	Standby Mode

#### Notes



<sup>&</sup>lt;sup>1</sup> Parameters are valid over the specified temperature and perating su ly ranges. Typical values are 25°C,  $V_{CC} = 5V$  and typical processing parameters.

<sup>&</sup>lt;sup>2</sup> All voltages are referenced to ground (GND). For testing input signal levels are 0.4V and 2.4V with a transition time of 20ns maximum. All time measurements are referenced in input voltages of 0.8V and 2.0V as appropriate. See NO TAG.

<sup>&</sup>lt;sup>3</sup> Measured operating with a 3.6864 MHz crystalland will all outputs open.

Measured operating with a 3.6864 MHz crystal and with all outputs open.
4 The minimum high time must be at least 1.5 times the M/CL Neriod and the minimum low time must be at least equal to the X1/CLK period if either channel's Receiver is operating in external 1X clock mode.



AC ELECTRICAL CHARACTERISTICS 1, 2, 3

**Test Conditions:**  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions	
Reset Timin	g (See Figure 56)					•	
tRES	RESET Pulse Width	1.0			•s		
XR82C684 F	XR82C684 Read and Write Cycle Timing - 88 Mode ( <i>Figure 57</i> ) 7						
t <sub>AS</sub>	A0-A4 Setup Time to RD, WR Low	10			ns		
t <sub>AH</sub>	A0-A4 Hold Time from RD, WR Low	0			ns		
t <sub>CS</sub>	-CS Setup Time to RD, WR Low	0			ns	<i>\$</i>	
t <sub>CH</sub>	-CS Hold Time from -RD, -WR High	0			ns	tured	
$t_{RW}$	-RD, -WR Pulse Width	225			ns		
$t_{DD}$	Data Valid from -RD Low		60	175	ps		
$t_{DF}$	Data Bus Floating from -RD High	10		100	<b>V</b> is		
t <sub>DS</sub>	Data Setup Time to -WR High	100		and	ns		
$t_{DH}$	Data Hold Time from -WR High	5	4		ns		
t <sub>RWD</sub>	High Time between Reads and/ or Writes <sup>8, 9</sup>		100	Poly	ns		
Z-Mode Inte	rrupt Cycle Timing ( <i>Figure 58</i> )		21/20	7,0			
t <sub>DIO</sub>	IEO Delay Time from IEI	,C	6 6	<b>10</b> 00	ns		
t <sub>IAS</sub>	IACK Setup Time to RD Low <sup>10</sup>	ol	N. 10		ns		
$t_{IAH}$	IACK Hold Time from RD High	3	o oto		ns		
t <sub>EIS</sub>	IEI Setup Time to RD Low	0	0 000 0000		ns		
$t_{EOD}$	IEO Delay Time from INTR Low	Color	Ø,	100	ns		
XR82C684 R	Read, Write and Interrupt Cycle Tir	ing -68	Mode ( <i>Fi</i> g	ure 59, F	igure 60 a	nd <i>Figure 61</i> )	
t <sub>AS</sub>	A1-A5 Setup Time to -CS ow	10			ns		
$t_{AH}$	A1-A5 Hold Time from CS High	<b>3</b>			ns		
t <sub>RWS</sub>	R/-W Setup Time to -CS Low	0			ns		
$t_{RWH}$	R/-W Setup Time from -OS High	0			ns		
$t_{\text{CSW}}$	-CS High Pulse Width 9, 11	90			ns		
t <sub>CSD</sub>	-CS or -IACK High from -DTACK Low	20			ns		
$t_{DD}$	Data Valid from -CS or -IACK Low			175	ns		
$t_{DF}$	Data Bus Floating from -CS or -IACK High	10		100	ns		
t <sub>DS</sub>	Data Setup Time to -CS Low	0			ns		
$t_{DH}$	Data Hold Time from -CS Low	125			ns		
t <sub>DAL</sub>	-DTACK Low from Read Data Valid	0			ns		



### AC ELECTRICAL CHARACTERISTICS 1, 2, 3 (CONT'D)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
XR82C684 R	ead, Write and Interrupt Cycle Tir	ning -68 l	Mode ( <i>Fig</i>	ure 59, F	igure 60 aı	nd Figure 61) (Cont'd)
t <sub>DAH</sub>	-DTACK High from -CS or -IACK High			100	ns	
t <sub>DAT</sub>	-DTACK High Impedance from -CS or -IACK High			125	ns	
Port Timing	- XR82C684 (Figure 62) <sup>7</sup>		•			
t <sub>PS</sub>	Port Input Setup Time to -RD/ -CS Low	0			ns	
t <sub>PH</sub>	Port Input Hold Time from -RD/ -CS High	0			ns	
t <sub>PD</sub>	Port Output Valid from -WR/-CS High			400	ns	o de la companya de l
Interrupt Out	tput Timing - XR82C684 ( <i>Figure 6</i>	3)	•		10	in the second
t <sub>IR</sub>	-INTR or OP3 - OP7 when used as Interrupts High from:			300 300	o ns i	
	Clear of Interrupts Status Bits in ISR or IPCR			dior	dall	
	Clear of Interrupt Mask in IMR			017	<i>(</i> ).	
Clock Timing			(	10.10		
t <sub>CLK</sub>	X1/CLK (External) High or Low Time	100	45	1000	ns	
t <sub>CLK</sub>	X1/CLK Crystal or External Frequency	2.0	3684	7,312	MHz	
t <sub>CTC</sub>	Counter/Timer External Clock High or Low Time (IP2)	100	101.0		ns	
t <sub>CTC</sub>	Counter/Timer External Clock Frequency	00,00	Colo	7.372	MHz	
$t_{RTX}$	RXCn and TXCn (External) High or Low Time <sup>9</sup>	270	<b>O</b> B		ns	
$f_{RTX}$	RXCn and TXCn (External) Frequency	340		16.0	MU-	
	16X	0		16.0	IVITZ	
	1X	U		1.0	MHZ	
Transmitter <sup>-</sup>	Timing (Figure 65)					
$t_{TXD}$	TXD Output Delay - TXC (External) Low			350	ns	
t <sub>TCS</sub>	X1/CLK (External) High or Low Time X1/CLK Crystal or External Frequency Counter/Timer External Clock High or Low Time (IP2) Counter/Timer External Clock Frequency RXCn and TXCn (External) High or Low Time <sup>9</sup> RXCn and TXCn (External) Frequency 16X 1X Timing (Figure 65) TXD Output Delay - TXC (External) Low TXD Output Delay - TXC (Internal)			150	ns	



### AC ELECTRICAL CHARACTERISTICS 1, 2, 3 (CONT'D)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Receiver Timing XR82C684 (Figure 66)						
t <sub>RXS</sub>	RXD Data Setup Time to RXC (External) High	240			ns	
t <sub>RXH</sub>	RXD Data Hold Time from RXC (External) High	200			ns	

### Notes

- <sup>1</sup> Parameters are valid over the specified temperature and operating supply ranges. Typical values are 25°C, V<sub>CC</sub> = 5V and typical processing parameters.
- <sup>2</sup> All voltages are referenced to ground (GND). For testing, input signal levels are 0.4V and 2.4V with a transition time of 20 ns maximum. All time measurements are referenced at input voltages of 0.8V and 2.0V as appropriate. See Figure 50.
- <sup>3</sup> AC test conditions for outputs: CL = 50 pF, RL = 2.7 kohm to  $V_{CC}$ .
- <sup>4</sup> If -CS is used as the strobing input, this parameter defines the minimum high time between CSs.
- <sup>5</sup> Consecutive write operations to the same register require at least three edges of the X1, between writes.
- <sup>6</sup> This specification imposes a 6 MHz maximum 68000 clock frequency if a read or write cycle. A higher 68000 clock can be used if this is not the case.
- <sup>7</sup> This specification imposes a lower bound on -CS and -IACK low, guaranteeing that they will be low for at least one CLK period.
- <sup>8</sup> This parameter is specified only to insure that -DTACK is asserted with respect to the rising edge of X1/CLK as shown in the timing diagram, not to guarantee operation of the part. If the specified setup time (Violated, -DTACK may be asserted as shown or may be asserted one clock cycle later.
- <sup>9</sup> The minimum high time must be at least 1.5 times the X1/CLK period and the minimum low time must be at least equal to the X1/CLK period if either channel's Receiver is operating in external 1X clock mode.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Storage Temperature ....-65°C to 150°C

All Voltages with respect to Ground 2 ... -0.5V to 07V

### Notes

<sup>1</sup> Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of any other conditions above those indicated in the "Electrical Characteristics" section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



### SYSTEM DESCRIPTION

The XR82C684 consists of four independent, full-duplex communication channels; each consisting of their own Transmitter and Receiver. Each channel of the QUART may be independently programmed for operating mode and data format. The QUART can interface to a wide range of processors with a minimal amount of components. The operating speed of each receiver and transmitter may be selected from one of 33 internally generated fixed bit rates, from a clock derived from an internal counter/timer, or from an externally supplied 1x or 16x clock. The bit rate generator (the source of the 33 different fixed bit rates) can operate directly from a crystal connected across two pins or from an external clock. The ability to independently program the operating speed of the receiver and transmitter of each channel makes the QUART attractive for split speed channel applications such as clustered terminal systems.

Receiver and transmitter data are both quadrupled buffered via on-chip FIFOs in order to minimize the risk of receiver overrun and to reduce overhead in interrupt driven applications. The QUART also provides a flow control capability to inhibit transmission from a remote device when the buffer of the receiving QUART is full, thus preventing loss of data.

The QUART also provides two general-purpose 160 it counter/timer (which may also be used as program able bit rate generators), a 16 bit multi-purpose input port pine and an 16 bit multi-purpose output port pine.

### A. DATA BUS BUFFER

The data bus buffer provides to interface between the internal (within the chip) and external data buses. It is controlled by the operation control block to allow data transfers to take place between the host CPU and the QUART.

### **B. OPERATION CONTROL BLOCK**

The control logic of the Operation Control block receives operating commands from the CPU and generates the proper signals to the various sections of the QUART. The Operation Control Block functions as the user interface to the rest of the device. Specifically, it is responsible for QUART Register Address Decoding, and Command Decoding. Therefore all commands to set baud rates, parity, other communication protocol parameters, start or stop the Counter/Timer or reading a "status register" to monitor data communication performance must go through the Operation\_Control Block.

The Operation Control Colors will control QUART performance based upon the following input signals, depending upon whether it is operation in the "68" or "88 Mode":

Mode Mode	88 Mode
Address Imputs, A1 - A5	Address Inputs, A0 - A4
RW	-RD
(I cill es	-WR
VESET	-CS
(a) (C)	RESET

The 68 Mode" QUART also includes a data transfer a chowledge (-DTACK) output which is asserted during read and write cycles in order to inform the CPU that the requested operation has been completed. An asserted -DTACK signal indicates that the input data has been latched during a write cycle, that the requested data is on the data bus during a read cycle, or that the interrupt vector is on the data bus during an interrupt acknowledge cycle.

When interfacing the QUART to a 6800 family processor, the QUART should be configured to operate in the "88 Mode". Additionally, the QUART will require some glue logic in order to properly interface to a 6800 Family processor. *Figure 3* presents a schematic of the appropriate glue logic circuitry.






Figure 3. External Logic Circuitry Required To Interface a 6800 Family Processor to an "88-Mode" XR82C684 Device

### **B.1 Quart Register Addressing**

The addressing of the internal registers of the QUART is presented in Table 1. Please note that some of the registers are "Read Only" and others are "Write Only". Each channel is provided with the following dedicated (addressable) registers.

- **Command Registers**
- Mode Registers (MR1 and MR2)
- **Status Registers**
- Receiver Holding Register (RHR) and Transmit Holding Register (THR)

Additionally, the QUART contains the follow that support/control channel pairs.

- Interrupt Status Register 1 (Changes
- Interrupt Status Register 2 (Channels &
- Interrupt Mask Register 1 (Channel
- Interrupt Mask Register 2 (Channels
- Masked Interrupt Status Register 1 (Channels A & B)

- Masked Interrupt Status Register 2 (Channels C & D)
- Interrupt Vector Register 1 (Channels A & B)
- ctor Register 2 (Channels C & D)
- Control Register 1 (Channels A & B)
- Mary Control Register 2 (Channels C & D)

support functions other than serial data communication, such as the parallel ports and the Communication, such as the parallel ports and the Counters/Timers.

- OPCR1 Output Port Control Register 1
- OPCR2 Output Port Control Register 2
- IPCR1 Input Port Configuration Register 1
- IPCR2 Input Port Configuration Register 2
- CTUR1 Counter/Timer Upper Byte Register 1
- CTUR2 Counter/Timer Upper Byte Register 2
- CTLR1 Counter/Timer Lower Byte Register 1
- CTLR2 Counter/Timer Lower Byte Register 2



	Read Mode Registers		Write Mode Registers		
Address (Hex)	Register Name	Symbol	Register Name	Symbol	
00	Mode Register, Channel A	MR1A, MR2A	Mode Register, Channel A	MR1A, MR2A	
01	Status Register, Channel A	SRA	Clock Select Register, Channel A	CSRA	
02	Masked Interrupt Status Register 1	MISR1	Command Register A	CRA	
03	Rx Holding Register, Channel A	RHRA	Tx Holding Register, Channel A	THRA	
04	Input Port Change Register 1	IPCR1	Auxiliary Control Register 1	ACR1	
05	Interrupt Status Register 1	ISR1	Interrupt Mask Register 1	IMR1	
06	Counter/Timer Upper Byte Register 1	CTU1	Counter/Timer Upper Byte Register 1	CTU1	
07	Counter/Timer Lower Byte Register 1	CTL1	Counter/Timer Lower Byte Register	CTL1	
08	Mode Register, Channel B	MR1B, MR2B	Mode Register, Sannes	MR1B, MR2B	
09	Status Register, Channel B	SRB	Clock Select Registar Channel B	CSRB	
0A	RESERVED	-	Command Register, Channel B	CRB	
0B	Rx Holding Register, Channel B	RHRB	Tx Holoog Redister, Channel B	THRB	
0C	Interrupt Vector Register	IVR1	Internet Vector Register 1	IVR1	
0D	Input Port	IP1	Cutput Port Configuration Register (2007)	OPCR1	
0E	Start Counter/Timer 1 Command	SCC1	Set Sutout Port Bits 1 Command	SOPBC1	
0F	Stop Counter/Timer 1 Command	STC	ear otput Port Bits 1 Command	COPBC1	
10	Mode Register C	MR1C, MR2C	Mode Register C	MR1C, MR2C	
11	Status Register C	ORC O	ck Select Register C	CSRC	
12	Masked Interrupt Status Register 2	O MIS RE	Command Register C	CRC	
13	Rx Holding Register C	<b>WIRC</b>	Tx Holding Register C	THRC	
14	Input Port Change Register 2	Ø IPCR2	Auxiliary Control Register 2	ACR2	
15	Interrupt Status Register 2	SR2	Interrupt Mask Register 2	IMR2	
16	Counter/Timer 2, Upper Byte Begis	CTU2	Counter/Timer 2, Upper Byte Register	CTU2	
17		CTL2	Counter/Timer 2, Lower Byte Register	CTL2	
18	Mode Register D Status Register D RESERVED	MR1D, MR2D	Mode Register D	MR1D, MR2D	
19	Status Register D	SRD	Status Register D	SRD	
1A	RESERVED	-	Command Register D	CRD	
1B	Rx Holding Register D	RHRD	Tx Holding Register D	THRD	
1C	Interrupt Vector Register 2	IVR2	Interrupt Vector Register 2	IVR2	
1D	Input Port 2	IP2	Output Port Configuration Register 2 (OP8 - OP15)	OPCR2	
1E	Start Counter/Timer 2 Command	SCC2	Set Output Port Bits 2 Command	SOPBC2	
1F	Stop Counter/Timer 2 Command	STC2	Clear Output Port Bits 2 Command	COPBC2	

**Note:** The shaded blocks are not Read/Write registers but are rather "Address-Triggered" Commands.

Table 1. Quart Port And Register Addressing





Table 1 indicates that each channel is equipped with two Mode Registers. Associated with each of these Mode Register pairs is a "Mode Register" pointer or MR pointer. Upon chip/system power up or RESET each MR pointer is "pointing to" the channel MR1n register. (Please note that the suffix "n" is used at the end of many of the QUART registers symbols in order to refer, generically, to any one of the four channels). However, the contents of the MR pointer will shift from the address of the MR1n register to that of the MR2n register, immediately following any Read or Write access to the MR1n register. The MR pointer will continue to "point to" the MR2n register until a hardware reset occurs or until a "RESET MR POINTER" command The "RESET MR POINTER" has been invoked.

command can be issued by writing the appropriate data to channel's Command appropriate Register. Therefore, both Mode Registers, within a given channel, have the same logical address. The features and functions of the QUART that are controlled by the Mode Registers are discussed in detail in Section G.3.

### **B.2 Command Decoding**

Each channel is equipped with a Command Register. In general, the role of these Command Registers are to enable/disable the Transmitter, enable/disable the Receiver, along with facilitating a series of other miscellaneous channel and chip related commands. The bit format for each Command Register is presented below.

### CRA, CRB, CRC, CRD

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit	Bit 1	Bit 0
	Miscellaneou	s Commands		Enable/Disab	e Receiver	Enable/Disab	le Transmitter
	See Follo	wing Text		00 = No Change		00 = No Chang	je
				01 = Enable Ry	0,0	01 = Enable T	(
				10 = Disable Rx		10 = Disable T	x
				11 = Not valid (c	not use)	11 = Not Valid	(Do not use)

The function of the lower nibble of the Command Registers is fairly straight-forward. This nibble is used to either enable or disable the Transmitter and/or Received

invoke a series of miscellaneous commands. **∡Table**2

defined the commands associated with the upper nibble of the Command Registers. Please note that the upper nibble mands 116 through B effects only the performance of The upper nibble of the Command Register is used to Command Register's Channel. However, commands C and D effects system (or chip) level operation.

Bit 7	Bit 6	Bit 5	Bit 4	Description
0	0	0	0	Null command:
0	0	0	1	Reset Ren Ponter: Causes the Channel's MRn pointer to point to MR1n.
0	0	1	0	Reset Receiver: Reset the individual channel receiver as if a Hardware Reset has been applied. The Receiver is disabled and the FIFO is flushed.
0	0	1	1 Month	Reset <b>vansmitter</b> : Resets the individual channel transmitter as if a Hardware Reset had been applied. The TXDn output is forced to a high level.
0	1	0	0	Reset Error Status: Clears the Received Break (RB), Parity Error (PE), Framing Fror (FE) and Overrun Error (OE) status bits, SR[7:3].
				Specifically, if the Error Mode, for a particular channel is set at "Block" Error Mode, this command will reset all of the Receiver Error Indicators in the Status Register. In the Block Error Mode, once either a PE, FE, OE, or RB occurs, the error will continue to be flagged in the Status Register, until this command is issued.
				If the Error Mode, for a particular channel is set to "Character Error Mode", then the contents of the Status Register for PE, FE, and RB are reflected on a character by character basis. In the "Character Error Mode", the state of these indicators is based only upon the character that is at the top of the RHR.
				Note: The OE indicator is always presented as a "Block Error Mode" indicator, and requires this command to be reset.
0	1	0	1	Reset Break Change Interrupt: Clears the channel's break change interrupt status bit, within the appropriate Interrupt Status Register.





Bit 7	Bit 6	Bit 5	Bit 4	Description
0	1	1	0	Start Break: Forces the TXDn output low. The transmitter must be enabled to start a break. If the transmitter is empty, the start of the break may be delayed up to two bit times. If the transmitter is active, the break begins when the transmission of those characters in the THR is completed, viz., TXEMP must be true before the break will begin.
0	1	1	1	<b>Stop Break:</b> The TXDn line will go high within two bit times. TXDn will remain high for one bit time before the next character, if any, is transmitted.
1	0	0	0	Set Rx BRG Select Extend Bit: Sets the channel's "Receiver BRG Select Extend Bit" to 1.
1	0	0	1	Clear Rx BRG Select Extend Bit: Clears the channel's "Receiver BRG Select Extend Bit" to 0.
1	0	1	0	Set Tx BRG Select Extend Bit: Sets the channel's "Transmitter BRG Select Extend Bit" to 1.
1	0	1	1	Clear Tx BRG Select Extend Bit: Clears the channel's "Transmitter BRG Select Extend Bit" to 0.
1	1	0	0	Set Standby Mode (Channel A): When the command is invoked via the Channel A Command Register, power is removed from each of the transmitters, receivers, counter/timer and additional circuits to place the QUART in the standby (or lower power) mode. Please note that this command effects the operation of the entire chip. Normal operation is restored to a hardware reset or by invoking the "SET ACTIVE MODE" command.
				Reset IUS Latch (Channel B) When this command is invoked via the Channel B Command Register, and the CDART is operating in Z-mode, it causes the Interrupt-Under-Service (IUS) latch to be reset. This, in turn, will cause the IEO output to toggle "high".  Select Direct System Cock Channel C):
				Following a hardwate RESET, and prior to invoking this command, the QUART is operating in a "Divided System Clock" mode. Specifically, this means that the oscillator clock frequency is strided by two, prior to entering the baud rate generator portion of the Timing Control Block. If the QUART operates in the "Divided Systems Clock" mode then the back rate achieved (for all four channels) will be one-half of that presented in Table 15A. If the user invokes this command via the Channel Command register, then this "Divide-by-2" network is removed from the "timing signal path, and the user will achieve the baud rates, specified in Table 15 and Table 15A.
1	1	0	1	Set Active Mode (Channel A): When this command is invoked via the Channel A command Register, the QUART is removed from the Standby Mode and resumes normal operation.
			The	Secz-Moro (Channel B): When this command is invoked via the Channel B Command Register, the QUART is conditioned to operate in the Z-Mode. For a detailed discussion of the QUART's operation while in the Z-Mode, Please see Section C (Available for 88 Mode only)
				ect Divided System Clock (Channel C):
				This command is the reverse of the "Select Direct Systems Clock mode" command. This command will return a "divide by 2" network into the BRG timing signal path. The effect of this command is to reduce the baud rate by one-half of that presented in Table 15 and Table 15A. Please note that this command effects the baud rates for all four channels of the QUART.
1	1	1	0	Reserved
1	1	1	1	Reserved

Table 2. Miscellaneous Commands, Upper Nibble of All Command Registers, Unless Otherwise Specified





In addition to the commands which are available through the command registers, the QUART also offers "Address-Triggered" "commands. These commands are listed in *Table 1*, "Quart Port and Register Addressing," and are further identified by being "shaded" in this table. Specifically, these commands are:

- Start Counter/Timer 1 Command
- Stop Counter/Timer 1 Command
- Start Counter/Timer 2 Command
- Stop Counter/Timer 2 Command
- Set Output Port Bits 1 Command
- Set Output Port Bits 2 Command
- Clear Output Port Bits 1 Command
- Clear Output Port Bits 2 Command

Each command is invoked by either reading or writing data to its corresponding QUART address, as specified in *Table 1*.

For example, the Start Counter/Timer 1 Command is invoked by the procedure of reading QUART address 0E<sub>16</sub>. Please note that this "Read Operation" will not result in placing the contents of a QUART register on the data bus. The only thing that will happen, in response to this procedure is the Counter/Timer #1 will initiate counting. For a detailed discussion into the operation the Counter/Timers, please see Section D.2.

Another example of an Address-Triggered commands of the "Set Output Port Bits 1" Command. This command is invoked by performing a write of data to QUANT accress OE<sub>16</sub>. When the user invokes this command, he she is setting certain bits (to "1") within OPE (Oriput Port Register 1). All other bits, within OPE (not specified to be set), are not changed. The state of the oriput port pins,

OP0 - OP7 are complements of the individual bits within OPR1. Likewise, the state of output port pins OP8 - OP15 are complements of the individual bits with OPR2. Hence, if OPR1[0] (e.g., bit 0 within OPR1) is set to "1", the state of the corresponding output port pin, OP0, is now set to a logic "0". Consequently, one can think of the "Set Output Port Bits" command as the "Clear Output Port Pins" command. For a more detailed discussion into the operation of the Output Ports, please see *Section F*.

### C. Interrupt Control Block

The Interrupt Control Block allows the user to apply the QUART in an "Interrupt-Driven" environment. The QUART includes an active-low, open-drain interrupt request output signal (-INTA), which may be programmed to be asserted upon the occurrence of any of the following events:

- Transmit Hold Begister A, B, C, or D Ready
- Receive How Register A, B, C, or D Ready
- Poséive PIFO A, B, C or D Full
- Start of End of Received Break in Channels A, B, C
- End Counter/Timer Count Reached (for either Counter/Timer 1 or Counter/Timer 2)
- Change of State on input pins, IP0, IP1, IP2, IP3, IP8, IP9, IP10, or IP11

The Interrupt Control Block consists of two Interrupt Status Registers (ISR1 and ISR2), two Interrupt Mask Registers (IMR1 and IMR2), two Masked Interrupt Status Registers (MISR1 and MISR2) and two Interrupt Vector Registers (IVR1 and IVR2). *Table 3* lists these registers and their address location (within the QUART).

Register	Description	Address Location (in QUART Address Space)		
ISR1	Interruo Status Register 1	05 <sub>16</sub> (Read Only)		
ISR2	Interrupt Status Register 2	15 <sub>16</sub> (Read Only)		
IMR1	Interrupt Mask Register 1	05 <sub>16</sub> (Write Only)		
IMR2	Interrupt Mask Register 2	15 <sub>16</sub> (Write Only)		
MISR1	Masked Interrupt Status Register 1	02 <sub>16</sub> (Read Only)		
MISR2	Masked Interrupt Status Register 2	12 <sub>16</sub> (Read Only)		
IVR1	Interrupt Vector Register 1	0C <sub>16</sub>		
IVR2	Interrupt Vector Register 2	1C <sub>16</sub>		

Table 3. Listing and Brief Description of Interrupt System Registers





The role and purpose of each of these registers are defined below:

### C.1 Interrupt Status Registers (ISR1 and ISR2)

The contents of the ISRs indicates the status of all potential interrupt conditions. If any bits within these registers are toggled "high", then the corresponding

condition has or is occurring. In general, the contents of the ISR will indicate to the processor, the source or the reason for the Interrupt Request from the QUART. Therefore, any interrupt service routine for the QUART should begin by reading either these registers or the MISRs (Masked Interrupt Status Registers). The bit-format of the two ISRs are presented below:

### **ISR1** Register Bit Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Input Port Change	Delta Break B	RXRDY/ FFULLB	TXRDYB	Counter #1 Ready	Delta Break A	RXRDY/ FFULLA	TXRDYA
0 = No	0 = No	0 = No	0 = No	0 = No	0 = No	0 = No	0 = No
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = 100	1 = Yes	1 = Yes

### **ISR2** Register Bit Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bity	Bit 1	Bit 0
Input Port Change	Delta Break D	RXRDY/ FFULL D	TXRDY D	Counter #2 Ready	Delta Break C	RXRDY/ FFULL C	TXRDY C
0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No. 1 = 27es	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes

The definition of the meaning behind each of these bits is presented below.

### C.1.1 ISR1 Register - Channels A and B

### ISR1[7]: Input Port Change of State:

If this bit is at a logic "1", then a change of state was detected at Input Port pins IP0 - IP3. The user savicts this interrupt by reading IPCR1 (if ISR1[7]). CR1[1] is cleared when the CPU has read the annual PCR1, the user will determine:

- The Input Port pin that changed state
- The final state of the monitored input sorts, following the Change of State.

For a detailed description of the IPCR1, please see Section E.

Please note that in order to enable this Interrupt Condition, the user must do two things:

- Write the appropriate data to the lower nibble of the Auxiliary Control Register, ACR1[3:0]. In this step, the user is specifying which of the four Input Pins, IPO - IP3, should trigger an "Input Port Change" Interrupt request.
- 2. Write a logic "1" to IMR1[7].

### SR1[@DeltaBreak Indicator - Channel B:

When this bit is set, it indicates that the Channel B eceiver has detected the beginning or end of a received or case (RB). This bit is cleared (or reset) when the CPU in the case a channel B "RESET BREAK CHANGE TERRUPT" command (see Table 2). For more information into the QUART's response to a BREAK condition, please see Section G.2.

## ISR1[5] RXRDY/FFULL B - Channel B Receiver Ready or FIFO Full

The function of this bit is selected by programming MR1B[6]. If this bit field is configured to function as the Receiver Ready indicator (RXRDYB), then a "1" in this bit-field indicates that at least one character of data is in RHRB and is ready to be read by the CPU. This bit is set when a character is transferred from the receiver shift register to the RHRB and is cleared when the CPU reads the RHRB. If there are still more characters in RHRB after the read operation, the bit will be set again after RHRB is "popped".

If this bit is configured to function as the "FIFO Full" Indicator (FFULLB), then it is set when a character is transferred from the RSR to RHRB and the transfer causes RHRB to become full. This bit is cleared when the CPU reads RHRB; and thereby "popping" the FIFO,



making room for the next character. If a character is waiting in the RSR because RHRB is full, this bit will be set again after the read operation, when that character is loaded into RHRB.

**Note:** If this bit is configured to reflect the FFULLB indicator, this bit will not be set (nor will produce an interrupt request) if one or two characters are still remaining in RHRB, following data reception. Hence, it is possible that the last two characters in a string of data (being received) could be lost due to this phenomenon.

### ISR1[4] TXRDYB - Channel B Transmitter Ready

This bit is a duplicate of TXRDY B, SRB[2].

This bit, when set, indicates that THRB is empty and is ready to accept a character from the CPU. The bit is cleared when the CPU writes a new character to THRB; and is set again, when that character is transferred to the TSR. TXRDYB is set when the transmitter is initially enabled and is cleared when the transmitter is disabled. Characters loaded into THRB while the transmitter is disabled will not be transmitted.

### ISR1[3] Counter #1 Ready

IN THE LIMITH Mode, C/T #1 (Counter/Timer #1) will set the resultant square value of the resultant square value (which is available at the OP3 pin) ISP4101 (Which is available at the OP3 pin) ISP410 by invoking the address-triggered "STOP COUNTERN" command. Bear in mind, that in the TIME mode the "STOP COUNTER" command will not stop me CD.

In the COUNTER mode, this bit is set when sounted #1 reaches the terminal count (0000) and is treared when the counter is stopped by a CSTOP COUNTER" command. When the Counter/Timer is if the COUNTER Mode, the "STOP COUNTER" command will stop the Counter/Timer. A detailed discussion on the operation of the Counter/Timers can be found in Section D.

### ISR1[2]: Delta Break A - Channel A Change in **Break**

Assertion of this bit indicates that the channel A receiver has detected the beginning of or the end of a received break (RB). This bit is cleared when the CPU invokes a channel A "RESET BREAK CHANGE INTERRUPT" command. For more information into the QUART's response to a BREAK condition, please see Section G.2.

### ISR1[1] RXRDYA/FFULL A - Channel A Receiver Ready or FIFO Full

The function of this bit is selected by programming MR1A[6]. If this bit field is configured to function as the "Receiver Ready" indicator (RXRDYA), a "1" in this bit field indicates that there is at least one character of data in RHRA, and is ready to be read by the CPU. This bit is set when a character is transferred from the RSR to RHRA and is cleared when the CPU reads (or "pops") RHRA. If there are still more characters in RHRA, following the read operation, the bit will be set again after RHRA is "popped".

If this bit is configured to function as the FIFO (RHR) full indicator (FFULLA), it is set when a character is transferred from the RSB to RHRA and the newly transferred character causes RHRA to become full. This bit is cleared when the PU reads RHRA. If a character is waiting in the RR waiting in the RRA is full, this bit will be set again, following the read operation, when that character is loaded in RHRA.

Note: If the bit is configured to reflect the FFULLA indictor, this bit will not be set (nor will produce an interrupt request) if one or two characters are still remaining the RHRA, following data reception. Hence, it is podsible that the last two characters in a string of data (Keing received) could be lost due to this phenomenon.

OThis bit is a duplicate of TXRDY A, SRA[2].

This bit, when set, indicates that THRA is empty and is ready to accept a character from the CPU. The bit is cleared when the CPU writes a new character to THRA; and is set again, when that character is transferred to the TSR. TXRDYA is set when the transmitter is initially enabled and is cleared when the transmitter is disabled. Characters loaded into THRA while the transmitter is disabled will not be transmitted.

### C.1.2 ISR2 Register - Channels C and D

### **ISR2**[7]: Input Port Change of State:

If this bit is at a logic "1", then a change of state was detected at Input Port pins IP8 - IP11. The user services this interrupt by reading the IPCR2 (if ISR2[7] = 1). ISR2[7] is cleared when the CPU has read the Input Port Configuration Register (IPCR2). By reading the IPCR2, the user will determine:

The individual Input Port pin that changed state





 The final state of the monitored input ports, following the Change of State.

For a detailed description of IPCR2, please see Section E.

Please note that in order to enable this Interrupt Condition, the user must do two things:

- Write the appropriate data to the lower nibble of the Auxiliary Control Register, ACR2[3:0]. In this step, the user is specifying which of the four Input Pins (IP8 -IP11) should trigger an "Input Port Change" Interrupt request.
- 2. Write a logic "1" to IMR2[7].

### ISR2[6] Delta Break Indicator - Channel D:

When this bit is set, it indicates that the Channel D receiver has detected the beginning or end of a received break (RB). This bit is cleared (or reset) when the CPU invokes a channel D "Reset Break Change Interrupt" command (see *Table 2*). For more information into the QUART's response to a break condition, please see *Section G.2*.

# ISR2[5] RXRDY/FFULL D - Channel D Receiver Ready or FIFO Full

The function of this bit is selected by programming MR1D[6]. If this bit field is configured to function as the "Receiver Ready" indicator (RXRDYD), a "1" in this bit field indicates that at least one character of data is in RHRB and is ready to be read by the CPU. This bit is set when a character is transferred from the receiver shift register to RHRD and is cleared when the CPU read of the RHRD. If there are still more characters in RHPD after the read operation, the bit will be set again ofter THRD is "popped".

If this bit is configured to function the "FIFO Full" indicator (FFULLD), this bit-field is set when a character is transferred from the RSR to RHRD and the transfer causes RHRD to become full. This bit is cleared when the CPU reads RHRD; and thereby "popping" the FIFO, making room for the next character. If a character is waiting in the RSR because RHRD is full, this bit will be set again after the read operation, when that character is loaded into RHRD.

**Note:** If this bit is configured to reflect the FFULLD indicator, this bit will not be set (nor will produce an interrupt request) if one or two characters are still remaining in RHRD, following data reception. Hence, it is

possible that the last two characters in a string of data (being received) could be lost due to this phenomenon.

### ISR2[4] TXRDYD - Channel D Transmitter Ready

This bit is a duplicate of TXRDY D, SRD[2].

This bit, when set, indicates that THRD is empty and is ready to accept a character from the CPU. The bit is cleared when the CPU writes a new character to THRD; and is set again, when that character is transferred to the TSR. TXRDYD is set when the transmitter is initially enabled and is cleared when the transmitter is disabled. Characters loaded into THRD while the transmitter is disabled will not be transmitted.

### ISR2[3] Counter # 2 Really

In the TIMER mode, T#2 (Counter/Timer #2) will set ISR2[3] once or each cycle of the resultant square wave (which is a dilable at the OP11 pin). ISR2[3] will be cleared by myoking the address-triggered "Stop Counter 2" comband Bear in mind, that in the TIMER mode, the "STOP COUNTER" command will not stop the C/T.

In the COUNTER mode, this bit is set when the counter ceaches the rerminal count (0000) and is cleared when the counter is stopped by a "STOP COUNTER" command. When the Counter/Timer is in the COUNTER wode the "STOP COUNTER" command will stop the Counter/Timer. A detailed discussion on the operation of the Counter/Timer can be found in Section D.

### ISR2[2]: Delta Break C - Channel C Change in Break

Assertion of this bit indicates that the channel C receiver has detected the beginning of or the end of a received break (RB). This bit is cleared when the CPU invokes a channel C "Reset Break Change Interrupt" command. For more information into the QUART's response to a BREAK condition, please see *Section G.2*.

# ISR2[1] RXRDYA/FFULL C - Channel C Receiver Ready or FIFO Full

The function of this bit is selected by programming MR1C[6]. If this bit-field is configured to function as the "Receiver Ready" indicator (RXRDYC), a "1" in this bit-field indicates that there is at least one character of data in RHRC, and is ready to be read by the CPU. This bit is set when a character is transferred from the RSR to RHRC and is cleared when the CPU reads (or "pops") RHRC. If there are still more characters in RHRC,





following the read operation, the bit will be set again after RHRC is "popped".

If this bit field is configured to function as the FIFO (RHR) full indicator (FFULLC), this bit-field is set when a character is transferred from the RSR to RHRC and the newly transferred character causes RHRC to become full. This bit is cleared when the CPU reads RHRC. If a character is waiting in the RSR because RHRC is full, this bit will be set again, following the read operation, when that character is loaded into RHRC.

**Note:** If this bit is configured to reflect the FFULLC indicator, this bit will not be set (nor will produce an interrupt request) if one or two characters are still remaining in RHRC, following data reception. Hence, it is possible that the last two characters in a string of data (being received) could be lost due to this phenomenon. Therefore, the user is advised to read RHRC until empty.

ISR2[0]: Channel C Transmitter Ready

### **IMR1 Bit Format**

This bit is a duplicate of TXRDY C, SRC[2].

This bit, when set, indicates that THRC is empty and is ready to accept a character from the CPU. The bit is cleared when the CPU writes a new character to THRC; and is set again, when that character is transferred to the TSR. TXRDYC is set when the transmitter is initially enabled and is cleared when the transmitter is disabled. Characters loaded into THRC while the transmitter is disabled will not be transmitted.

### C.2 Interrupt Mask Registers (IMR1 and IMR2)

The Interrupt Mask Registers are each "Write Only" registers which enables the user to select the conditions that will cause the VUART to issue an Interrupt Request to the processor The ore, the bit-format of the IMR is essentially the same as the ISR. However, for completeness, the Bit Format of the IMR1 and IMR2 are

Bit 7	Bit 6	Bit 5	Bit 4	Bit'3	Bit 2	Bit 1	Bit 0
Input Port Change	Delta Break B	RXRDY/ FFULLB	TXRDYB	Resuly	Delta Break A	RXRDY/ FFULLA	TXRDYA
0 = Off	0 = Off	0 = Off	0 <b>=√</b> \ff <b>\</b>	Off	0 = Off	0 = Off	0 = Off
1 = On	1 = On	1 = On	1= On O	01 = On	1 = On	1 = On	1 = On

#### **IMR2 Bit Format**

IMR2 Bit Forn	nat	orodu	et are be	0			
Bit 7	Bit 6	ejt 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Input Port Change	Delta Break D	FFULD	TXRDY D	Counter Ready	Delta Break C	RXRDY/ FFULLC	TXRDYC
0 = Off	0 = Off	0 = Of	0 = Off	0 = Off	0 = Off	0 = Off	0 = Off
1 = On	1 = On	1 = On	1 = On	1 = On	1 = On	1 = On	1 = On

If the user wishes to enable a certain interrupt, he/she should write a "1" to the bit within the IMR, corresponding to that Interrupt Condition. Likewise, to disable or mask out a certain condition causing an interrupt, the user should write a "0" to the bit location corresponding to that condition.

Please note that the IMRs are Write Only Registers, and can therefore not be read by the processor.

### C.3 Masked Interrupt Status Register (MISR1 and MISR2)

The content of the MISRn register is basically the results of ANDing the ISRn and IMRn together.

MISRn Content = [ISRn Contents]:[IMRn Contents]

One limitation of QUART Interrupt Service Routines that rely on reading the ISRs is that the bits within the ISRs can toggle "high" due to their corresponding conditions





whether or not they are enabled by the appropriate IMR. Therefore, the user, following reading the Interrupt Status Register, will have to make provisions for; and execute a "bit-by-bit" AND of the ISR and IMR contents. Since the IMRs are "Write Only" registers and cannot be read by the processor, the contents of the IMRs will have to be stored in system memory, for later recall. The additional hardware and software overhead required to support this activity can be eliminated via use of the MISRs.

### C.4 Interrupt Vector Registers, IVR1 and IVR2

These registers are only used for Interrupt Vector generation when the QUART is operating in the "68 Mode" or has been commanded into the special Z-Mode (a subset of the "88-Mode"). While in one of these modes, the contents of the IVR is typically related to the starting address of the QUART's Interrupt Service Routine. Otherwise, in the I-Mode, Interrupt Vector generation is typically performed off-chip. When the QUART is operating in the I-Mode, the IVRs can be used as general purpose read/write registers. The role of the IVRs, while the QUART is operating in the 68 or Z-Mode is presented in section C.6.

### C.5 Limitations of the QUART Interrupt Structure

response to certain THR and RHR (FIFO) conditions; the Counter/Timer Ready condition, and to change in the Break Condition (at the Receiver). However aside from the "Delta Break Condition" (RB), the QUART does not generate interrupts due to Receiver problems such as Parity Error (PE), Receiver Overrut Error (OD, or Framing Error (FE). The QUART also does not effer the user to ability to configure one of the output parts to relay the occurrence of any of these adverse conditions. Therefore, unless the user is implement some sort of "Data Link Layer" error checking scherge such as CRC, the user is advised to "validate" the received data by frequently reading the Status Register; and checking for any non-zero upper-nibble values. This is especially the case if the user has set the Error Mode to "Character" (MR1n[5] = 0).

### C.6 Servicing QUART Interrupts

Interrupt servicing with the XR82C684 QUART falls into two broad categories: "68 Mode" and "88 Mode." Within the "88 Mode", interrupt servicing can be further divided

into the I-Mode and the Z-Mode. Interrupt Servicing for each of these modes is discussed in detail below.

### C.6.1 "68 Mode" Interrupt Servicing

The 68000 family of microprocessors supports vectored-interrupt processing. Specifically, during interrupt servicing, the QUART will respond to the interrupt acknowledge, from the CPU, by placing the contents of one of the IVRs (IVR1 or IVR2) on the data bus, to be read by the CPU. During normal operation, the contents of each of the IVRs are related to a locations in memory, where the appropriate interrupt service routines (for the interrupting QUART) resides.

Therefore, in vectored interpolications, the contents of the IVRs accompish two things:

- 1. Identify the veriptieral components requesting the interrupt.
- 2. Allow to determine the location of; and branch program control to the location, in program memory, that contains the appropriate Interrupt Cryice Routine for the interrupting QUART.

The awantage of using "Vectored-Interrupt" processing Over polici-interrupt" processing is significant in time-critical applications using many peripherals devices. user to program the QUART to generate interrupt in power-interrupt processing, upon the detection of the user to program the QUART to generate interrupt in the processor will have to go two ugh and poll each and every peripheral device in order to determine the device causing the interrupt. Only after this polling procedure is completed can the microprocessor branch program control to the appropriate interrupt service routine. The time required to poll each of these peripheral devices adds to the interrupt latency period over and above that which would occur during vectored-interrupt processing.

> Consequently, during initialization of the QUART, the user will have to load each of the IVRs with a hexadecimal numbers of values between 40h through FFh, inclusively. This is the range of the values, in the 680x0's exception vector table, that have been reserved for "User Interrupt Vector". The memory location of the "QUART" interrupt service routines can be found by multiplying the contents of the IVR by 4. Hence, the user should take care to make sure that the Interrupt Service Routine for the interrupt conditions addressed by ISR1, starts at [Contents of IVR1]·4 in Program Memory. Likewise, the user must issue that the Interrupt Service Routine for the interrupt conditions addressed by ISR2, start at [Contents of IVR2]·4 in Program Memory.





The XR82C684, like many other 68000-series peripheral devices are designed such that the default contents of their IVR (following a RESET condition) is 0Fh. Consequently, if, during an Interrupt Acknowledge cycle (see the next section) the CPU reads the value 0Fh from

the QUART; and "Uninitialized Interrupt Vector" exception will be generated.

Figure 4 presents a simple illustration of how to interface the QUART to a 68000 processor for Interrupt Service considerations.




Figure 4. Simple Illustration Depicting the Interfacing of the XR82C684 QUART to a 68006 Processor

Figure 5 presents a more detailed schematic of the XR82C684 device interfacing to a 68000 microprocessor. This figure shows only the interrupt processing portion of the microprocessor/QUART interface. The address decoding circuitry for address bus bits A08 - A28 is not included. This circuit consists of an "Interrupt Priority Encoder (SN74LS148), and two 3-LiNe-to-Miner Decoders (SN74LS138). For discussion purposes, one of these SN74LS138 devices are abeled "O Priority Consistence" and the other is labeled "O Priority Consistence". In this figure, the QUART has an interrupt priority level of 4 (100<sub>2</sub>).

A function description of this circuit forward the QUART requires service from the CPU, it will asser the active-low, open-drain, output signal, -INTR. When this signal toggles "low" the Interrupt Priority Encoder (SN74LS148) will generate the appropriate Interrupt Priority level and present this priority level to the CPU. In this case, the Interrupt Priority level is 4 (-IPL2 = 0, -IPL1 = 1, -IPL0 = 1). In response to the Priority Level 4 interrupt request, the CPU will check the Interrupt Mask bits (of its own internal Status Register) in order to determine the present interrupt priority level is 4 or less; the CPU will acknowledge and begin service of this new QUART interrupt request. If the present

interrupt prority level is 5 or greater, the QUART's interrupt request will not be serviced until completion of all he priority interrupts. Once the microprocessor desides to service this particular interrupt request, it will  $\mathbf{\hat{o}}$  so by asserting all of the Function Code outputs (FC2 = , FC1 = 1, FC0 = 1), in order to indicate that this next bus cycle will be an Interrupt Acknowledge Cycle. Additionally, whenever the 68000 CPU is interrupted, it will output on Address Bits  $A_{01}$ ,  $A_{02}$ , and  $A_{03}$ , the Interrupt Priority level, while the remaining address bits A<sub>04</sub> - A<sub>23</sub> are all set to the logic one level. Therefore, the CPU will acknowledge this QUART interrupt request by setting A<sub>01</sub> = 0,  $A_{02} = 0$ ,  $A_{03} = 1$ , and  $A_{04} - A_{23} = 1$ . Once all of the Function Code outputs are set, the NAND gate (74LS10) will assert one of the enable inputs of the "-IACK Decoder". Additionally, the Address Strobe output (-AS) will soon be asserted in order to start the next bus cycle. Once it is asserted, the other enable input of the -IACK Decoder will also be asserted. When the two enable inputs are asserted, the -IACK Decoder will assert the output labeled "-IACK4, thereby asserting the -IACK input of the QUART. In parallel with the -IACK4 signal being asserted, the address bits, A<sub>08</sub> - A<sub>23</sub>, are routed through an address decoder (not shown). However, if all of these address bits are at logic "1" level, the "I/O Chip Select Decoder" will also be enabled. In this figure, the output labeled -CS0 will be asserted, thereby asserting the -CS input of the QUART. Please note that the QUART does not requires that its -CS input be asserted in order to respond to an "Interrupt Acknowledge" cycle. The QUART only requires that its -IACK input be asserted.

In response to the assertion of the -IACK input, the QUART will place the contents of one of the IVRs (Interrupt Vector Registers 1 or 2) on the data bus (D0 -D7), where it can be read by the CPU. Once the QUART has placed the contents of the appropriate IVR on the data bus, it will assert the -DTACK output in order to inform the CPU that data is ready to be read from the data bus. The CPU will then execute this "read" an a manner identical with any other read cycle. Once this "read" cycle is completed, the CPU will negate the -AS output (thereby negating the -IACK input of the QUART); and the QUART will, in turn, negate the -DTACK output to the CPU. Once the -DTACK output has been negated the Interrupt Cycle is completed, and the next several read and write cycles will likely be dedicated to servicing the QUART interrupt. If the user had properly initialized the IVRs, with values

ranging between 64 (40<sub>16</sub>) and 255 (FF<sub>16</sub>), the CPU will multiply this value by 4, in order to determine the location, in memory, of the QUART Interrupt Service Routine. Afterwards this address location will be loaded into the Program Counter (of the CPU) and the CPU will branch program control to this location. Obviously, the user must ensure that the appropriate interrupt service routine exists at the location in system level memory. If the user has failed to initialize the IVRs, their contents will be (by default) 0F<sub>16</sub>. The 68-Mode XR82C684 device, like many other 68000 series peripherals are designed to have the default value of their Interrupt Vector Registers to be 0F<sub>16</sub>. If, during the Interrupt Cycle, the CPU reads 0F from one of the QUART IVRs, the CPU will multiply this value by 4, and will branch program control to the "Uninitialized Interrupt Vector" ecception service routine, located at 03C<sub>16</sub> in memory

When the CP has properly serviced the interrupt and the condition(s) causing the interrupt request(s) from the QUART have been eliminated, the -INTR output from the QUART will be regated.




Figure 5. Detailed Schematics of the XR82C684 Interfacing to the MC68000 Processor




Figure 6. XR82C684/68000 CPU Interrupt Cycle Timing

Figure 6 presents a timing diagram depicting the When the QUART is operating in the Z-Mode, the QUART sequence of events that will occur at the QUART/CPU wiplace an 8 bit "interrupt vector" on the data bus, to the interface, during an Interrupt Acknowledge Bus Cycle.

### **Interrupt Service Routine**

The objectives of the Interrupt Service Routine are to quickly:

- 1. Identify the condition causing the Interrupt Regres
- 2. Service the interrupt by eliminating the condition causing the Interrupt.

In order to identify the cause of the interupt, the CPU must read the appropriate Interrupt Status Register (or Masked Interrupt Status Register) of the QUART. The contents of each of the ISRs identifies the condition(s) causing the Interrupt Request. *Section C.1* defines the bit format of the ISRs and discusses how to clear each of the bits within the ISRs.

### C.6.2 "88 Mode" Interrupt Servicing

88/I-Mode and 88/Z-Mode. I-Mode has historically been referred to as the "Intel" Mode. Likewise, the Z-Mode has been referred to as the "Zilog" Mode.

When the CUART is operating in the Z-Mode, the QUART will place an 8 bit "interrupt vector" on the data bus, to the CPU suring the "Interrupt Acknowledge" or IACK cycle. The CPU will read this interrupt vector from the Data Bus, and determine (from the Interrupt Vector data) the location of the appropriate interrupt service routine, in system memory. Additionally, the Z-Mode gives the user a hardware approach to prioritize the interrupt requests among numerous peripheral devices. This phenomenon is discussed in greater detail in Section C.6.2.2.

When the QUART is operating in the 88 I-Mode, the QUART will not provide any interrupt vector information to the CPU, during the IACK cycle. Interrupt Vector information, or any means to route program control to the appropriate Interrupt Service Routine, is accomplished external to the QUART.

The QUART will be in the I-Mode following power up or a hardware reset. The user must invoke the "Set Z-Mode" command, in order to command the QUART into the Z-Mode.

Although the I-Mode has been referred to as the "Intel" Mode, and the Z-Mode as the "Zilog" Mode; this does not mean that the user should only operate the QUART in the Z-Mode when interfacing a Zilog microprocessor, or in the I-Mode when interfacing to an Intel microprocessor. The





division between I-Mode and Z-Mode is not necessary along "corporate" lines. If you are interfacing the QUART to the following microprocessors/microcontrollers, then the QUART must operate in the I-Mode.

- 8051 C
- 8080• P
- 8085• P
- 68HC11•C
- Z-80• P (Interrupt Modes 0 and 1)

However, the QUART should be operating in the Z-Mode when interfacing the following microprocessors and microcontrollers.

- 8088• P
- 8086• P
- 80286 80486• Ps
- PentiumP
- Z-80• P (Interrupt Modes 2)

The next few sections will provide detailed discussions of QUART/Microprocessor interfacing and interrupt processing on each of the above-mentioned microprocessors. From this discussion, a detailed description of I-Mode Interrupt processing and Z-Mode Interrupt processing will emerge.

### C.6.2.1 I-Mode Interrupt Servicing

The QUART will be in the I-Mode following power up of the IC, or a hardware reset. In general, a CPU interfacing to a QUART operating in the I-Mode, will function as follows, during interrupt servicing.

If the QUART requires interrupt service com the CRU, it will asserts the -INTR pin to the CPU. Incertie CPU has detected the interrupt request, it will determine the location of the appropriate interrupt service routine, and will branch program control to that location. The CPU will accomplish all of this without providing an "Interrupt Acknowledge" signal or having to solicit this information from the QUART. Once the CPU has eliminated the cause(s) of the QUART's interrupt request, the QUART will then negate its -INTR pin. The CPU will then exit the "QUART" interrupt service routine and will resume normal processing.

In general there are two approaches that CPUs commonly use to locate the appropriate interrupt service routine, when interfaced with an I-Mode QUART.

- Direct Interrupt Processing
- (External) Vectored-Interrupt Processing

### **Direct Interrupt Processing**

If a CPU employs "Direct Interrupt Processing" then once the CPU has detected the interrupt request, and has completed its current instruction, the CPU will branch program control to a specific location in system memory. For CPUs that employ direct interrupts, this "location" is fixed by the CPU circuitry itself.

For example, if the -INT0 interrupt request input pin, of the 8051•C, is asserted, then the CPU will branch program control to location 0003<sub>16</sub> in system memory. This location is fixed (by circuit design of the 8051•C) and cannot be changed by the user.

### (External) Vectored Interropt Processing

CPUs that employ this form of interrupt processing typically have a Nhteropt Acknowledge output pin. This "IACK" or "-Illo A" to will be used to gate "interrupt vector" information onto the Data Bus, via external (non-QUART) hardware. The term "External" is used to descript this form of vectored-interrupt processing; becase the location of the interrupt service routine is determined by hardware "external" to the QUART. For some OPUs Isuch as the 8080A and the 8085 P), this Interrupt actor" information is a one byte op-code for a CRL instruction to a special "RESTART subroutine". De Mation of this "RESTART subroutine" is fixed by CPUCircuit design. If the user employs this approach for interrupt processing, he/she is responsible for insuring that either the interrupt service routine, or an unconditional branch instruction (to the interrupt service routine) resides at this location in memory.

Each of these Interrupt Processing techniques will be presented in greater detail in the following sections.

In summary, the QUART should be operating in the I-Mode, when interfaced to the •P/•C presented in *Table 4*. *Table 4* also presents the type of interrupt processing that is employed by each of these • Ps/•Cs.

### **Comments on 88 I-Mode Interrupt Service Routines**

Operating the QUART in the 88 I-Mode imposes a small disadvantage in interrupt processing, when compared with the 68 Mode and 88 Z-Mode. Both the 68 Mode and 88 Z-Mode QUARTs will provide the CPU with the contents of either IVR1 or IVR2 on the Data bus, during an IACK cycle. This feature narrows the "search" for the cause(s) of the interrupt request down to one-half of the QUART. (Recall, IVR1 is placed on the Data Bus if the cause of the interrupt request is addressed by the ISR1 register. IVR2 is placed





on the Data Bus if the cause of the interrupt request is addressed by the ISR2 register.). Hence, the CPU interfaced to an 68 Mode or Z-Mode QUART only has to read one of the ISRs as a part of the Interrupt Service Routine. However, the CPU interfaced to an 88 I-Mode QUART may have to read both ISRs, during the search of the cause of the interrupt request, as a part of the interrupt service routine. This phenomenon can impose a small increase the interrupt latency for servicing the I-Mode QUART.

• P•/C	Type of Interrupt Processing	Comments
8051• C	Direct	The 8051• C has two external Interrupt Request inputs: -INT0 and -INT1.
8080AP	External Vectored	The 8080A• P will allow the use of up to 8 different op codes for "CALL" instructions to the Interrupt Service Routines. The 8080A CPU module will output an interrupt acknowledge output, -INTA, which can be used to "gate" the "CALL" instructions on to the Data Bus.
8085• P	Direct and External Vectored	The 8085• P has three "Direct" external Interrupt Request inputs: RST 7.5, RST 6.5, and RST 5.5. Additionally, this • P has the exact same "vector" options as does the 8080A • P.
68HC11∙ C	Direct	The 68HC11• C has a single "maskable" external Interrupt Request input; -IRQ.
Z-80• P (Interrupt Mode 0)	External Vectored	The Z-80 CPU uses the exact same approach as presented for the 8080A CPU.
Z-80• P	Direct Interrupt	The Z-80 will branch to 0038H System memory if the -INT interrupt request pin
(Interrupt Mode 1)		is asserted.

Table 4. Summary of • P/• C and Their Types of Interrupt Processing (I - Mode)

The information presented in Table 4 is discussed in detail in the following sections.

### C.6.2.2 8051 Microcontroller

orchip serial

Four & bit I/O pu


We 16 bit timers

4k bytes of ROM

128 bytes of RAM

128 bytes of RA The 8051 family of microcontrollers is manufactured Intel and comes with a variety of amenities. these amenities include:

Cour & bit I/O port (P0 - P3)






Figure 8. Pin Out of the 8051 Microcontroller

The 8051 • C consists of 4 8-bit I/O ports. Some of these ports have alternate functions, as will be discussed below.

### Port 0 (P0.0 - P0.7)

This port is a dual-purpose port on pins 32 - 39 of the 8051 IC. In minimal component designs, it is used as a general purpose I/O port. For larger designs with external memory, it becomes a multiplexed address and data bus (AD0 - AD7).

### Port 1 (P1.0 - P1.7)

Port 1 is a dedicated I/O port on pins 1 - 8. The pins, designated as P1.0, P1.1, P1.2, ..., are available for interfacing as required. No alternative functions are assigned for Port 1 pins; thus they are used solely for interfacing to external devices. Exceptions are the 8032/8052 ICs, which use P1.0 and P1.1 either as I/O lines or as external inputs to the third timer.



### Port 2 (P2.0 - P2.7)

Port 2 (Pins 21 - 28) is a dual-purpose port that can function as general purpose I/O, or as the high byte of the address bus for designs with external code memory of more than 256 bytes of external data memory (A8 - A15).

### Port 3:

Port 3 is a dual-purpose port on pins 10 - 17. In addition to functioning as general purpose I/O, these pins have multiple functions. Each of these pins have an alternate purpose, as listed in Table 5, below:

Bit	Name	Alternate Function
P3.0	RXD	Receive Data for Serial Port
P3.1	TXD	Transmit Data for Serial Port
P3.2	-INT0	External Interrupt 0
P3.3	-INT1	External Interrupt 1
P3.4	T0	Timer/Counter 0 External Input
P3.5	T1	Timer/Counter 1 External Input
P3.6	-WR	External Data Memory Write Strobe
P3.7	-RD	External Data Memory Read Strobe

Table 5. Alternate Functions of Port 3 Pins

### **ALE - Address Latch Enable**

If Port 0 is used in its alternate mode - as databus the lower byte of the address bus -- ALIOS the signathat latches the address into an external register duting the first half of a memory cycle. Once his is done, the Port 0 lines are then available for data thout of but during the second half of the memory cycle, when thoulata transfer takes place.

### -INT0 (P3.2) and -INT1 (P3.3)

-INT0 and -INT1 are external interrupt request inputs to the 8051 • C. Each of these interrupt pins support "direct interrupt" processing. In this case, the term "direct" means that if one of these inputs are asserted, then program control will automatically branch to a specific (fixed) location in code memory. This location is determined by the circuit design of the 8051 C IC and cannot be changed. Table 6 presents the location (in code memory) that the program control will branch to, if either of these inputs are asserted.


Interrupt	Location
-INTO	0003H
-INT1	0013H

Table 6. Interruted Service Routine Locations (in Qode Memory) for -INT0 and -INT1

Therefore, if the user is using either one of these inputs as an ireruniveguest input, then the user must insure that the appropriate interrupt service routine or an anconstion branch instruction (to the interrupt service routine) is ocated at one of these address locations.

relevant to interfacing to the XR82C684 QUART or there there are the both Porto Caralla and the peripherals. These pins are the 8051 C is required to interface to external  $oldsymbol{\Omega}$  the address and data lines. Port 0 will function as a Omultiplexed address/data bus. During the first half of a memory cycle, Port 0 will operate as the lower address byte. During the second half of the memory cycle Port 0 will operate as the bi-directional data bus. Port 2 will be used as the upper address byte. ALE and the use of a 74LS373 transparent latch device can be used to demultiplex the Address and Data bus signals.

> Figure 9 is a schematic illustrating how the XR82C684 QUART can be interfaced to the 8051 • C.



QUART to the 8051 Microcontroller

The circuitry presented Figure 9 would function astollows during a QUART requested interrupt. The QUART device requests an interrupt from the CPU by asserting its active low-INTR output pin. This will cause the -1000 input pin to the CPU to go low. When this happens the 8050 CPLOwill finish executing its current instruction, and will then branch program control to the QUART in run ervice routine. In the case of Figure 5, since the QUART's -INTR pin is tied to the -INT0 pin of the C, ton the beginning of the interrupt service routine will be ocaed in 0003H in code memory. The 8051 CPU does not sue an Interrupt Acknowledge signal back to the QUART. It will just begin processing through the QUART's interrupt service routine. Once the CPU has eliminated the cause(s) of the interrupt request, the QUART's -INTR pin will be negated (go "high") and the CPU will return from the interrupt service routine and resume normal operation.

### C.6.2.3 8080A Microprocessor


The 8080A Microprocessor is one of the earlier version of the Intel processors. In general, it is an 8-bit

Croprocessor that requires 5V, 5V, and 12V power Osupplies. Additionally, this microprocessor requires two other chips, in order to create a "complete" CPU module. Typically, these devices would be the 8224 Clock Generator and the 8228 System Controller. The 8224 Clock Generator is responsible for conditioning and generating the necessary timing source for the 8080A CPU, from a external crystal. The 8228 System Controller is responsible for buffering the bi-directional Data Bus. Additionally, since the 8080 CPU device does not directly provide control bus signals, the 8228 Device is responsible for translating signaling information, from the 8080A device, into the following Control Bus signals; in order to access memory and peripheral devices.

- -INTA Interrupt Acknowledge
- -MEMR Memory Read
- -MEMW Memory Write
- -IOR Input Port Read
- -IOW Output Port Write



Figure 10 presents a schematic of the 8080A CPU Module.



### 8080A CPU Module Interrupt Structure

The "Interrupt Structure" of the 8080A CPU de described below. The 8080A CPU device consists two signals: INTE and INT. Additionally, the 8228 Directional Sus consists of a single output signal, MTANNTE is the active-high Interrupt Enable output, and Interrupt is the active-high Interrupt Request put of the "Enable Interrupt" command has been involved, the INTE output will be "high" indicating that the 8080 SPU will honor interrupt requests from peripherals. Whenever the INT pin is asserted by a peripheral device requesting an interrupt, the CPU will complete its current instruction. After completion of this instruction, the CPU module will assert -INTA via the 8228 Bi-Directional Bus Driver (U2) by toggling -INTA "low". -INTA is the active-low "Interrupt

Acknowledge" signal that the CPU module outputs in order to initiate the process of interrupt servicing. The A0808 CPU module only supports vectored-interrupt processing. Hence, when -INTA is asserted, the CPU module is awaiting "vector" information on the Data bus. In the case of the 8080A CPU Module, this "vector" information is typically the op-code for one of the RESTART instructions (RST). The 8080A CPU supports up to eight different RST instructions (RST 0 through RST 7). These instructions are one-byte calls to specific locations within the CPU's memory space, where the appropriate interrupt service routine exists. Table 7 presents a list of these RESTART instructions, the op-codes, and the corresponding RESTART address.



Op-Code (hex)	Mnemonic	Restart Address (hex)
C7	RST 0	0000
CF	RST 1	8000
D7	RST 2	0010
DF	RST 3	0018
E7	RST 4	0020
EF	RST 5	0028
F7	RST 6	0030
FF	RST 7	0038

Table 7. 8080A and 8085 CPU Restart Instructions **Used with Vectored Interrupts** 

Therefore, once the CPU receives the op-code for one of these RESTART instructions, it will begin executing this instruction by loading the Program Counter will the appropriate "Restart Address". Afterwards, program control will be branched to the "Restart Address" location. For example, if the op-code "E7<sub>16</sub>" is loaded onto the Data Bus during the -INTA cycle, this op-code corresponds with the "RST 4" command and, the CPU will load 0020<sub>16</sub> into the Program Counter and program control will branch to that location in memory (see Table 7).

# Interfacing the 8080 CPU Module to the XR82C684

run in the Interrupt Driven mode. Figure 11 presents approach that can be applied to interfacing the XR82C684 QUART to the 8080A CPU to "exernal" vectored interrupt processing. Please note that Figure 17 only includes information pertaining to WAR interupt

servicing. Other circuitry (such as the 8224 Clock Generator, the Address Bus, etc.) have been omitted from the schematic. In this schematic, the QUART Interrupt Service Routine is located at 0020<sub>16</sub> in memory. Additionally, the QUART has been configured to operate in the I-Mode. The function description of this circuit is presented below.

The XR82C684 will request an interrupt to the 8080A CPU, by toggling its -INTR output "low". This signal is inverted and applied to the active-high INT input of the CPU. Once the 8080A CPU has completed its current instruction, it will assert the active-low -INTA signal (from the 8228 Bi-Directional Bus Driver). At this time, both the -INTR signal (from the QUART) and the -INTA signal (from the 8228) are each at logic "low". The -INTR and -INTA signals are both buted to a two-input OR gate. Hence, when both-INTA are at logic "low", the output of the R-gate will also be at a logic "low", and thereby associng with of the Output Enable (OE) inputs of the SNZLS244 Data Bus buffer (U3). This "ORing" of the -INTN and MTA signals is used to insure that only the peripteral device requesting the interrupt is the one that receives to the asserted INTA ashalf once both -OE inputs of U3 are asserted, The caa, amlied at the input of this device (U3) will now appear whe output of this device, and at the D7 - D0 The 8080A CPU can be connected to the XR82C68 and This value is the op-code for the "DOT".

The Interrupt Driven mode. The solution of the input of injuts of the 8228 device (U2). Please note that, in this Mence, once this data is gated into the CPU module, via Othe data bus, the CPU will load 002016 into its Program Counter and branch program control to that location. The Interrupt Service Routine for the QUART exists at this location in memory.




Figure 11. Circuit Schematic depicting approach to interroce the XR82C684 QUART to the 8080A CPU, for "External" Vectored Interrupt Processing (Interrupt Service Routine resides at 0020 in Memory)

Since the 8080A CPU can support up to 8 different instructions, it can support up to 8 different interrupt-driven peripheral devices. This can be achieved by replicating the approach, presented in Figure 17, and by hardwiring the op-codes for each of the FESTART instructions to the inputs of the Data Buffers (see Table 7).


These Data Buffers should be enabled only during the -INTA cycle, and only when their associated beripheral requested the interrupt service.

### C.6.2.4 8085 Microprocessor

The 8085 CPU is another early Intel microprocessor, although it is more advanced than the 8080A CPU. Some

rom the 8080A to the 8085 include combining the Clock Generator functions of the 8224 onto the CPU chip, adding a non-maskable interrupt request, adding 3 "direct" interrupt request input pins, and adding some form of interrupt priority. The 8085 still requires some glue logic in order to produce the Control Bus signals (i.e., -IOR, -IOW, -MEMR, -MEMW). Further, in order to minimize pin count, the 8085 contains a multiplexed Address/Data Bus (AD0 - AD7). Specifically, the lower 8 bits of the Address Bus share pins with the 8 bit Data Bus. Hence, a 74LS373 8-bit latch is needed in order to demultiplex the Address and Data buses.

Figure 12 presents a schematic of the 8085 CPU Module.






Figure 13 illustrates an approach to interfacing the XR82C684 QUART to the 8085 CPU module Wote Mat the XR82C684 QUART, in this case, is memory mapped (e.g., the signals -MEMR and -MEMY) of the CRymodule are connected to the -RD and WR ping of the QUART). However, the user could have just as easily connected the XR82C684 device to the CPU module's port (e.g, the signal -IOR and -IOW of the CPU module are connected to the -RD and -WR pins of the QUART, respectively).

The QUART's -INTR pin was deliberately omitted from this figure, because its use will be addressed in the next two figures.

#### 8085 CPU Module Interrupt Structure

The 8085 CPU supports both Direct and "External" Vectored Interrupt processing. The 8085 has 4 maskable interrupt request inputs (RST 5.5, RST 6.5, RTS 7.5, and INTR), and 1 non-maskable interrupt request input (TRAP). When discussing interfacing for the interrupt servicing of peripheral devices such as the QUART, we are only concerned with the maskable interrupt request inputs. Of the four maskable interrupt request inputs; three of these inputs support "Direct Interrupt" processing. The remaining one interrupt request supports "External Vectored Interrupt" processing. Table 8 lists these Interrupt Request inputs and their characteristics and features.



Input Name	Trigger	Priority	Туре	Acknowledge Signal?	Address (Hex)
RST 7.5	Positive Edge Triggered	2	Direct	None	003C
RST 6.5	High Level until sampled	3	Direct	None	0034
RST 5.5	High Level until sampled	4	Direct	None	002C
INTR	High Level until sampled	5	External Vectored	-INTA = "Low"	See Table 7

Table 8. 8085 CPU Maskable Interrupt Request Inputs and their Features

#### **Direct Interrupts**

The 8085 CPU inputs RST 7.5, RST 6.5, and RST 5.5 are "Direct Interrupt" request inputs. Specifically, if any of these inputs are asserted, then the program counter of the CPU is, upon completion of the current instruction, automatically loaded with a memory (pre-determined by the circuitry within the 8085 device), and branches program control to that location. These "Direct" interrupts do not provide the peripheral device with any sort of "Interrupt Acknowledge". according to Table 8, if the RST 7.5 input were asserted, the value "003C<sub>16</sub>" would be loaded into the program counter of the CPU, and program control would branch to that location in memory. The user is responsible to insue that the correct interrupt service routine begins at that location in memory.

Sommands that are used in external vectored interrupt processing are identical to that presented for the 8080 (see Section C.6.2.3). that location in memory. The user is responsible to insuce

The 8085 CPU offers interrupt prioritization, within the set of Maskable Interrups. This priority is reflected in Table 8. It should that these priority levels only apply to "pending" interript request. Once a particular interrupt has "left the weue" and is being serviced by the CPU, this priortization scheme no longer applies to that particular interrupt. Consequently, it is possible that an RST 5.50 term of request could "interrupt" the interrupt service routine for the higher priority RST 7.5 interrupt request. Therefore, the user must guard against this phenomenos in his/her firmware.

Sables are indicates that the 8085 CPU will support "exernal vectored interrupts. The manner and mmands that are used in external vectored interrupt




Figure 14. The XR82C684(8985 6PU Interface for Direct Interrupt Processing (Interrupt Service Coutine is ocated at 0034 in system memory)

Figure 14 and Figure 15 present two different approaches that can be used to interface the XR22C684 QUART to the 8085 CPU.

Figure 14 presents a schematic where the QUART will request a "Direct" RST 6.5 Interrupt to the 8085 CPU. In this case, the Interrupt Service Routine for the QUART must begin at 0034<sub>16</sub> in system memory. This is a very simple interface technique, because there is no "Interrupt Acknowledge" signal to route and interface.






Figure 15. The XR82C6 78055 CP Interface for Vectored Interrupt Processing (Interrupt Service Registrates Located at 0020<sub>16</sub> in System Memory)

Figure 15 presents a schematic mercine QUART will request a "External-Vectored" interrupt to the 8085 CPU. In this case, the Interrupt Service Routine for the QUART must begin at 0020<sub>16</sub> in system memory.

#### C.6.2.5 68HC11 Microcontroller

Motorola manufactures a family of microcontrollers, referred to as the MC68HC11 microcontrollers. This family of microcontrollers offers some of the following amenities:

- 5 Multi-Function Parallel Ports
- ROM or EPROM
- RAM
- A/D Converter






Figure 16. Block Diagram 6 the C68HC11 Microcontroller

Figure 16 is the block diagram of the MC68 11 10.

The 68HC11 can be configured to operate in a "Sogle Chip" Mode or in an "Expanded Multiplexed Fus" mode. If a device is configured to operate in the Single Chip" mode, the entire 64K bytes of Actions stace Single Chip" mode, the entire 64K bytes of Actions stace Single Chip" mode operate in the Action of the

The MC68HC11 consists of 5 different multi-function parallel ports. Each of these ports are briefly discussed below.

#### Port A

Port A consists of 3 input pins, 4 output pins and 1 bi-directional pin. This port is used to support the Timer System. One of the input pins can be used for the Pulse Accumulator. Three of the input pins support input capture functions; and four of the output pins support output compare functions.

#### Port B

Port B consists of 8 output pins. If the 68HC11 • C is operating in the single chip mode, this port functions as a general purpose output port. However, if the 68HC11 is operating in the expanded-multiplexed mode, then this port will function as the upper address byte for memory/peripheral device interfacing (A8 - A15).

### Port C

Port C consists of 8 bi-directional pins. When the 68HC11 is operating in the single-chip mode, this port functions as





a general purpose bi-directional port. However, if the 68HC11 is operating in the expanded-multiplexed mode then this port will function as the multiplexed address/data bus (AD0 - AD7). Specifically, during the first half of a memory cycle, this port will function as the lower address byte (Port B is the upper address byte) for addressing memory devices and peripheral components. During the second half of the memory cycle, this port will function as the bi-directional data bus. This port can be demultiplexed via the use of the AS (Address Strobe) pin and a 74LS373 latch device.

#### Port D

Port D consists of 8 bi-directional pins. However, this port can be configured to support the on-chip Serial Peripheral Interface (SPI), and Serial Communications Interface (SCI).

#### Port E

Port E consists of either 4 or 8 inputs (depending upon the packaging option). This port can be configured to function as a general purpose input or as the inputs to the on-chip A/D converter.

interfacing to the XR82C684 QUART device. Some of these pins are discussed below.

This is the "maskable" interrupt request input. If this input is asserted (e.g., toggled "low"), then the SHC1 C C will branch program control to FFF2, FFF3 in yster me ory (on-chip ROM). The user is responsible for is uring that the tast na

the appropriate interrupt service routine resides at this location in memory.

#### AS/STRA

AS or "Address Strobe" can be used to demultiplex the address/data bus of Port C. This pin is at a logic "high" during the first half of a memory cycle; and at a logic "low" during the second half of a memory cycle.

If the 68HC11 is intended to operate in the expanded-multiplexed mode and interface to more than 256 bytes of addressable memory space, then both Ports B and C are required as shown in Figure 17. Figure 17 also illustrates how the XR82C684 QUART could be connected to the ABHC OF or interrupt driven operation. If the QMART Equests an interrupt, its active low -INTR pin will be asserted (toggle low), which will, in turn, cause the - RQ for of the CPU to be asserted. When instruction After completion of this instruction, program control will sim to location FFF2, FFF3 in system memory. The user is responsible to insure that the QUART's therrupt service routine resides at this location in memory The •C will not issue an interrupt knowledge signal to the QUART. Instead, the • C will There are numerous other pins that are pertinent for just professes through the interrupt service routine. interpolitical eminimated the cause(s) of the QUART's villeturn from the Interrunt Service Device De rmal processing.

> One more point should be mentioned about Figure 17. The glue-logic circuitry required to generate the -WR, -RD, and the RESET signals for the QUART, from the -R/W, -RESET, and E clock presented in Figure 3. This circuitry has also been included in Figure 18.




Figure 17. XR82C684/MC68HC11 Microcontrol Interfacing Approach




Figure 18. Glue Logic Circuitry Required to Interface the MC68HC11 • C to the XR82C684 QUART

#### C.6.2.6 Z-80 CPU

The Z-80 CPU can be interfaced to a QUART operating in the I-Mode, if it (the CPU) is operating in Interrupt Modes 0 or 1. However, for the sake of "processor continuity", the details associated with the Z-80 CPU will be presented in Section C.6.2.1.

#### C.6.3 Z-Mode Interrupt Servicing

The QUART will be operating in the I-Mode following power up or a hardware reset of the IC. The user must invoke the "Set Z-Mode" command (see *Table 2*), in order

to configure the QUART into the Z-Mode. In general, a CPU interfacing to a QUART (operating in the Z-Mode) will function as follows during interrupt servicing.

If the QUART requests interrupt servicing from the CPU, it will assert the -INTR pin (e.g., toggle "low"). Once the CPU has detected the interrupt request, it will issue an IACK (Interrupt Acknowledge) signal back to the QUART. When the CPU sends the IACK signal to the QUART it is informing the QUART that its interrupt request is about to be served. When the QUART has received (or detected) the IACK signal, it will, in response, place the contents of one of the Interrupt Vector Registers (IVR1 or IVR2) on





the Data Bus. The CPU will read this "interrupt vector" information; and determine the following two things (based on the "interrupt vector" information).

- The source of the interrupt request (e.g., which peripheral needs service).
- The appropriate location of the Interrupt Service Routine.

Afterwards, program-control will be branched to the

location of the interrupt service routine.

Another characteristic of Z-Mode operation is that it allows the user to prioritize the interrupt requests from numerous peripheral devices, via hardware means. Let us suppose that we have several QUART devices; and that each of these devices have been configured to operate in the Z-Mode. The user could prioritize the Interrupt Request of each of these devices by connecting these devices in a "daisy-chain" manner as presented in *Figure 19*.




Figure 19. A Diagram of Numerous QUARTs configured in an Interrupt Daisy Chain (for Z-Mode Operation)

In addition to the -INTR and -IACK pins, the Z-Mone QUART also uses the IEI and IEO pins; which are defined as follows:

## IEI - Interrupt Enable Input

This active-high input is only available if the CDART is configured to operate in the Z-Mode. This input is at a logic "high" then all unmasked interrupt equests, from this QUART, are enabled.

**Note:** those interrupts which have been masked out by the IMR are still disabled. However, if this input is at a logic "low", then all interrupts (whether masked or unmasked) are disabled. Hence, IEI can act to globally disable all QUART interrupt requests.

#### **IEO - Interrupt Enable Output**

This active-high output is only available if the QUART is configured to operate in the Z-Mode. This output is typically connected to the IEI input of another (lower

opriority) device. This output pin is "high" if all of the following conditions are true.

- The device's IEI input pin is at a logic "high"
- The device is not currently requesting interrupt service from the CPU

If any of these conditions are false, then the IEO pin will be at a logic "low".

**Note:** Once the IEO pin has toggled "low", and the CPU has acknowledged the interrupt request and has completed the interrupt service routine, the IEO pin will remain "low" until the user invokes the "RESET IUS" command (see Table 2). Therefore, if the QUART is going to operate in the Z-Mode, the user must include the "RESET IUS" Command at the very end of the QUART interrupt service routine.

#### System Level Application of the IEI and IEO pins

Figure 19 depicts a series of QUARTs connected in a "daisy-chain" fashion. In this figure, the left-most QUART has the highest interrupt priority. This is because this





QUART's IEI input is hardwired to Vcc. Therefore, the unmasked interrupt requests, from this QUART are always enabled. The QUART device, located just to the right of the "highest interrupt priority" device is of a lower interrupt priority. This is because the IEI input of this lower priority device is connected to the IEO output of the highest priority QUART. Whenever the "highest priority" device requests an interrupt, its IEO output will toggle "low". This will in turn, disable the "lower priority" device from issuing any interrupt requests to the CPU. This "lower priority" QUART will be prohibited from issuing

interrupts until the IEO pin of the "highest priority" QUART has toggled "high".

Referring, once again, to *Figure 19*, the further to the right a QUART device is, the lower its interrupt priority. The right most QUART has the lowest-interrupt priority because its "interrupt request" capability can be disabled by the actions of any one of the QUARTs to the left.

Figure 20 presents a timing diagram depicting the sequence of events that will occur during and following an Interrupt Request from the QUART.




Figure 20. Timing Diagram Illustrating the Sequence of Events occurring between the QUART and the CPU during an Interrupt Foquest/Acknowledge and Servicing

#### Additional Notes About Z-Mode Operation

Z-Mode operation is supported by all diog peripheral components. All Zilog peripheral components have an Interrupt Vector Register, Interrupt Acknowledge (IACK)

input, IEI input, and an IEO output. Therefore, *Figure 20* could have easily included some of these Zilog peripheral components, in addition to or in lieu of the QUARTs.

As mentioned earlier, Z-Mode operation is recommended if the QUART is to be interfaced to the following processors.

- Z-80 Microprocessor (Interrupt Mode 2)
- 8088 P
- 8086 P
- 80286 80586 P

Please note that it is possible to interface the 80X86 Family of microprocessors to an I-Mode QUART, however, additional components and design complexity would be required in order to accomplish this. The technique/approaches to interfacing the Z-Mode QUART to these microprocessors is presented in detail, in the following sections.

#### C.6.3.1 Z-80 Microprocessor

The Z-80 P consists of an 8 bit Data Bus, a 16 bit Address Bus and numerous control pins. The Z-80• P is a very flexible processor which can actually interface to either a Z-Mode or an I-Mode QUART device. This is because the Z-80 P can be configured to operate in one of three previously mentioned) because its address and data busine not multiplexed. Figure 21 presents a school. different "interrupt modes". The Z-80 is also a little bit less




Figure 21 Pin Out of the Z80 CPU Device

The Z-80 CPU will support Read/Write operations between memory and I/O. The Z-80 does require some additional glue logic in order to interface directly to memory and peripheral devices. For instance, the Z-80 CPU device does not come with the control bus signals: -MEMR (Memory Read), -MEMW (Memory Write), -IOR (I/O Port Read), -IOW (I/O Port Write) or -IACK/-INTA (Interrupt Acknowledge) pins. Each of these functions can be derived from the -RD, -WR, -IORQ, -MREQ and -M1 pins. Figure 22 presents a schematic of the Z-80 CPU Module, which shows how once can extract the control bus signals from these CPU control pins.




Figure 22. Schematic of Z-80 CPU Module

### Z-80 CPU Interrupt Servicing Capability

The Z-80 CPU contains two interrupt request pins: -NMI and -INT. -NMI is the "Non-Maskable" interrupt request input pin; and -INT is the "Maskable" interrupt request input pin. For the sake of interfacing to the QUART, we are only concerned with the -INT pin.

The Z-80 CPU can be configured to operate in one of three different interrupt modes:

- **External Vectored**
- Direct
- "Peripheral" Vectored

Each of these interrupt modes use the -INT pin of the Z-80 CPU and will be discussed in the following sections.





# External Vectored Interrupt Processing (Interrupt Mode 0)

The Z-80 • P will operate in this interrupt mode if the "IM 0" instruction has been executed. Whenever the -INT pin is asserted by a peripheral device requesting an interrupt, the CPU will complete its current instruction. After completion of this instruction, the CPU module will assert -INTA (toggle "low"). -INTA is the active-low "Interrupt Acknowledge" signal that the CPU module outputs in order to initiate the process of interrupt servicing. When the Z-80 CPU operates in the Interrupt Mode 0, it is awaiting "vector information" on the Data Bus, following the assertion of -INTA. In this case (for this interrupt mode), this "vector" information is the op-code for one of the RESTART instructions (RST). The Z-80 CPU supports up to eight different RST instructions (RST0 -RST38H). These instructions are one-byte calls to specific locations within the CPU's memory space, where the appropriate Interrupt service routine resides. *Table 9* presents a list of these RESTART instructions, the op-codes and the corresponding RESTART addresses.

Op-Code (hex)	Mnemonic	Restart Address (hex)
C7	RST 0	0000
CF	RST 08	0008
D7	RST 101	0010
DF	RST 18	0014
E7	RST 20H	9020
EF	RST 28H	00280
F7	RST 30H	0000000
FF	RST 38H	0038

Table 9. Z-80 CPU Restandinstructions
Used with Vectored Interrupts (Mode 0)

Therefore, once the CPU receives the opcode for one of these RESTART instructions, it will begin executing this instruction by loading the Program Counter with the appropriate "Restart" Address. Afterwards, program control will be branched to the "Restart Address" location. For example, if the op-code E7<sub>16</sub> is loaded onto the Data Bus during the -INTA cycle, this op-code corresponds with the RST 20H instruction and, the CPU will load 0020<sub>16</sub> into the program counter and program control with branch to that location in memory (see *Table 9.*). The user is responsible for insuring that the interrupt service routine begins at this location in memory.

An example of a circuit realizing this form of interrupt processing, while interfacing to the QUART, is presented in *Section C.6.2.3*. This section discusses interfacing the QUART to the 8080A CPU Module. This exact same approach could be used with the Z-80 CPU, provide that the QUART is operating in the I-Mode and that the Z-80 is operating in Interrupt Mode 0.

### **Direct Interrupt Processing (Interrupt Mode 1)**

The Z-80• P will operate in this interrupt mode if the "IM 1" instruction has been executed. Whenever the -INT pin is asserted by a peripheral device requesting an interrupt, the CPU will complete its current instruction. Afterwards, the program counter will automatically be loaded with a memory location (predeternined by the circuit design of the Z-80 CPU dence) and program control will be branched to that location in system memory. In this case, program control yould branch to 0038<sub>16</sub> in memory. The user is responsible for insuring that the appropriate interrupt service butine is at that particular location in memory The 280 CPU module does not provide the periphalal device with any sort of "Interrupt Ackrowleave". The CPU just processes through the Interrupt Service Routine, eliminates the cause(s) of the interrust request and returns to normal operation.

# Peripheral Vectored Interrupt Processing (Interrupt

The 2-80 • P will operate in this interrupt mode if the "IM 2" is fruction has been executed. This interrupt "mode" is very useful if the user wishes to connect the interrupt request outputs of several peripherals to the one -INT input of the Z-80 CPU. This interrupt mode allows the interrupting device to identify itself at a certain time, just prior to interrupt servicing.

Whenever the -INT pin is asserted by a peripheral device requesting an interrupt, the CPU will continue to complete its current instruction. Once this current instruction is completed, the CPU Module will assert the -INTA signal to inform the peripheral device that interrupt service is about to begin. Once the interrupting peripheral device has detected the -INTA pulse, it will place an "interrupt vector" on the Data Bus. This interrupt vector will be read by the CPU and the CPU will branch program control to the location (referred to by the interrupt vector). Please note that if the IEI input to the QUART (or Zilog peripheral device) is "low" then the QUART (or Zilog peripheral device) will be disabled from generating any interrupt requests to the CPU.

An example of this approach is presented below in Figure 23. In this case the XR82C684 QUART is



configured to operate in the Z-Mode and is interfaced to the Z-80 CPU. When the QUART requires interrupt servicing, it will assert its -INTR output. This action will, in turn, cause the -INT input of the CPU to be asserted. Once the CPU has completed its current instruction, the CPU Module will assert the -INTA signal. This will in turn assert the -IACK (Interrupt Acknowledge) input to the QUART. The purpose of the asserted -IACK signal is to inform the QUART that

the very next cycle will be an "IACK" or "Interrupt Acknowledge" cycle. QUART, in response to the -IACK signal, will place the contents of one of the Interrupt Vector Registers (IVR1 or IVR2) on the Data Bus. This data will be read by the CPU, and program control will be branched to the appropriate interrupt service routine. In the case of the Z-80 CPU, this location is a 16 bit address which is determined from the following table.

	Most Significant Byte  Bit   Bit   Bit   Bit   Bit   Bit   Bit						Leas	t Signi	ficant	Byte			
Bit 15							Bit 0						
Conte	nts of t	he I Re	gister	(within	the CP	U)			ant Bits the QU		the Into	errupt	0

Table 10. The Relationship Between the Contents of the Interrupt Vector Registers (of the QUART) and the Location of the Interrupt Service Routive (Z<sub>2</sub> CPU)

**Note:** The LSB of the IVR is always set to "0" once read by the CPU. Interrupt Service Routines must begin at even addresses. Additionally, the user must be aware of the contents that he/she loads into the I Register of the CPU, during run time.




Figure 23. Schematic of an Approach to Interface the QUART to the Z-80 CPU (for Z-Mode Operation)



#### C.6.3.2 8086 Microprocessor

The 8086 microprocessor is a 16 bit microprocessor manufactured by Intel Corporation. Figure 24 presents the pin out diagram of this IC. Please note that in this figure, pins 24 - 31 have some additional labels, located off to the right of the package. These additional labels will be explained later in this text.

Intel went to great lengths to keep the pin count of this IC low by multiplexing the functions of many of these pins. This device consists of a 16 bit Data Bus and a 20 bit Address Bus. The Data Bus is multiplexed with the lower 16 Address Bits (A0 - A15) to form AD0 - AD15. Address Bits A16 - A19 are multiplexed with status bits S3 - S6 to form A16/S3, A17/S4, A18/S5 and A19/S6. All of these pins are address lines during the first half of a memory cycle. However, during the second half of a memory cycle, these pins then take on their alternate functions (e.g., AD0 - AD15 becomes D0 - D15, A16/S3 - A19/S6 becomes S3 - S6). A second group of multiplexed pins is controlled by the MN/-MX input pin. When this pin is high, the "min" mode is selected and pins 24 through 31 take on the control definitions shown under the MN/-MX = 1 column in Table 11. When the 8086 P operates in this mode, it presents a control bus very similar to that of the 8085 P, and requires only an address latch and a clock generator to form a CPU module.




Figure 24. Pin Out of the 8086 Microprocessor Device

When MN/-MX is low, the 8086• P is operating in the "max" mode. This mode is intended for more complex

applications in which the 8086P requires support from the 8087 numeric data processor (NDP). In this mode, a special bus controller (the 8288) is required to generate the memory and I/O control bus signals.

The 8086• P contains two interrupt request inputs: INTR and NMI. NMI is the active-high "non-maskable" interrupt request input; and INTR is the "maskable" interrupt request input. If the 8086• P is operating in the "min" mode, then the -INTA (Interrupt Acknowledge) pin is available on Pin 24 (see *Figure 20*). However, if the 8086• P is operating in the "max" mode, then the -INTA signal must be derived from the -S0, -S1, and -S2 pins via the 8288 bus controller. *Table 12* presents the processor status and 8288 active outputs based on the -S0, -S1, and -S2 "max" mode status signals.

Pin Number	MN/-MX = 1 (Min Mode)	MN/-MX = 0 (Max Mode)
241	HOLD	-RQ/-GT0
125	HLDA	-RQ/-GT1
26	-WR	-LOCK
11 19 6	-M/IO	-S2
280	DT/R	-S1
	-DEN	-S0
30	ALE	QS0
31	-INTA	QS1


Table 11. MN/-MX Mode and Function of Pins 24 - 31 of 8086 CPU Device

-S2	-S1	-S0	Processor State	8288 Active Output
0	0	0	Interrupt Acknowledge	-INTA
0	0	1	Read I/O Port	-IORC
0	1	0	Write I/O Port	-IOWC
0	1	1	Halt	None
1	0	0	Code Access	-MRDC
1	0	1	Read Memory	-MRDC
1	1	0	Write Memory	-MWTC
1	1	1	Passive	None


Table 12. 8086 Processor State/8288 Bus Controller Active Output as a Function of -SO, -S1 and -S2

Figure 25 and Figure 26 present the 8086 CPU Mode, when operating in the "min" and "max" modes, respectively.










8086 • C Interrupt Processing

If a peripheral component requires interrupt service from the CPU, it will assert the CPU's INTR input (by toggling it high). Once the CPU has completed its current instruction, it will assert the -INTA pin (if operating in the "min" mode) or set the -S0, -S1, and -S2 pins to "0" (see ). In either case, the -IACK input of the peripheral will be asserted. Once this happens, the interrupting peripheral is expected to place an "interrupt vector" byte on D0 - D7 of the data bus. The 8086 P will read this data and multiply this value by the number 4 in order to determine the location of the interrupt service routine in memory.

Since this "interrupt vector" is 8 bits wide, the 8086 P can accommodate up to 256 different interrupt vectors (0 -255). Additionally, since each vector is multiplied by "4", the user is expected to reserve the first 1K byte of memory for the Interrupt Service Routines/Jump Table.

Figure 27 presents a schematic of the XR82C684 QUART interfacing to a "min" Mode 8086 CPU device. Please note that the QUART has been configured to operate in the Z-Mode. Therefore, the user must account for the IEI input to the QUART device.




bit rates that he/she wishes to transmit and receive attacts within each channel. The Timing Control Plock consists of the following elements:

Oscillator Circuit

2 Bit Bate Generators

- 2 Bit Rate Generators
- 2 16 bit Counter/Timers
- 8 External Input Pins (to clock the Tensmitters and Receivers, directly)
- Four Clock Select Registers (32:1 MUXs)

because of the complexity of the QUART's Timing Control OBlock, the overall block diagram, for this block has been divided into two parts, as presented in Figure 28 and Figure 28A.



**T**@M"




Figure 28A. Block Diagram of the Portion of the UART 7 ∺i√ng Control Block Which Services Channels C and D

Figure 28 presents a diagram of the portion of the Titing (within the chip) functions as the load for the resonant Control Block which services Channels A and B Whereas, Figure 28A presents the diagram of the porton of the Timing Control Block which services Channels Co and D. Please note that each "half" of the Toling Control Block consists of a 16-bit Counter/Time a Bud Rate Generator, a set of four external clock in outs and four \$2:1 MUX's. Each "half" of the Timing Control Block shares the output of the Oscillator Circuit.

Each element of the Timing Control discussed below:

#### **D.1 Oscillator Circuit:**

A crystal oscillator is typically connected externally across the X1/CLK and X2 pins. The Oscillator Circuit

stal) oscillator, and buffers the resulting oscillating signal, for use by both of the Bit Rate Generators, and Counter/Timers. A crystal or TTL signal frequency of between 2 MHz and 8 MHz is required for proper operation of the QUART. However, a crystal or TTL signal frequency of 3.6864 MHz is required for the generation of the standard bit rates, presented in Table 15, by the Bit Rate Generators. Additionally, a frequency of 7.372 MHz is required for the generation of the standard bit rates, presented in Table 15A, by the Bit Rate Generators. Figure 29 presents two recommended schematics for the XTAL Oscillator circuitry for crystals with frequencies of 3.6864 and 7.372 MHz.






Figure 29. Recommended Schematics for the XTAL (Scillator Circuitry

**Note:** The user also has an option to drive the Oscillator Circuit with a TTL mout something a crystal oscillator. If this approach is used, the TTL must be driven into the X1/CLK pin, and the X2 pin must be left floating.

If the user desires to run numerous QUARTs from a single crystal collective. Figure 30 presents an approach and the necessary circuitry to accomplish this objective.




Figure 30. A Recommended Schematic to Drive Multiple QUARTs from the Same Crystal Oscillator

**Note:** The user is urged not to use the 74LS14 Schmitt Trigger Inverter in lieu of the 74HC14 device. The input of the 74LS14 tends to load down the oscillating signal from the QUART, to the point that the Schmitt Trigger inverter can no longer change state or respond to the oscillator signal.

T@M"



#### **D.2** Bit Rate Generator

Each of the two BRGs (Bit Rate Generators) accepts the timing output of the Oscillator Circuit and generate the clock signal for 33 commonly used data communication bit rates ranging from 50 bps up to 230.4 kbps. *Please note that the BRGs will only generate these standard bit rates if the Oscillator Circuit is running at 3.6864 MHz (for the bit rates presented in Table 15) or running at 7.3728 MHz (for the bit rates presented in Table 15A). The actual* 

clock frequencies output from the BRGs are at 16 times these rates.

The user can select one of two different sets of bit rates, to be generated from the BRG. This selection is made by setting or clearing ACR1[7] or ACR2[7]. A listing of these sets of Bit Rates, from the BRG, is presented in the discussion of the Clock Select Registers (CSRs) in Section D.5. A block diagram of the BRG circuitry for Channel pairs A and B, and for Channel pairs C and D are presented in Figure 31 and Figure 31A, respectively.






Figure 31. Block Diagram of the Bit Rate Generator portion of the Timing Control Block, for Channels A and B



#### **D.3 Counter/Timers**

The Timing Control Block also wains two 16 bit Counter/Timers (C/T#1 and C/T#2). Cach C/T is a programmable 16 bit down-counter which can use one of several timing sources as its input. Figure 32 and Figure 32A presents a block diagram of the circuitry surrounding C/T#1 and C/T#2, respectively. selection of these timing sources for Counter/Timers #1 and #2 can be made by writing the appropriate data to Table 13 and Table 13A for the relationship between the Counter/Timer mode, the Timing Source and ACR[6:4] for Counter/Timers #1 and #2, respectively. The C/T output, for both C/Ts, is available to the Clock Select Registers for use as a programmable bit rate generator for all four Transmitters and Receivers. Please note that the QUARTs, packaged in the 44 pin PLCC have limited options in regards to Timing Source, as depicted in Table 13 and Table 13A.








Figure 32A. A Block Diagram of the Circuitry Associated with Counter/Timer #2



Bit 6	Bit 5	Bit 4	C/T Mode	Timing Source
0	0	0	Counter	External Input - IP2
0	0	1	Counter	TXCA 1X - Clock of Channel A Transmitter
0	1	0	Counter	TXCB 1X - Clock of Channel B Transmitter
0	1	1	Counter	X1/CLK Input Divided by 16
1	0	0	Timer	External Input - IP2
1	0	1	Timer	External Input - IP2, Divided by 16
1	1	0	Timer	X1/CLK Input
1	1	1	Timer	X1/CLK Input Divided by 16

**Note:** The "shaded" options are only available in the 68 pin PLCC.

Table 13. ACR1[6:4] Bit Field Definition - C/T#1

Bit 6	Bit 5	Bit 4	C/T Mode	Timing Source
0	0	0	Counter	External Input - IP10
0	0	1	Counter	TXCC 1X - Clock of Channel C Transmitter
0	1	0	Counter	TXCD 1X - Clock of Channel D Transmitter
0	1	1	Counter	X1/CLK Input Divided by 160
1	0	0	Timer	External Input - IP10
1	0	1	Timer	External Input - IP10.1 Divided by 16
1	1	0	Timer	X1/CLK Input
1	1	1	Timer	X1/CLK Input Dvided by 16

Note: The "shaded" options are only available in the 60 of PI CC.

Table 13A. ACR2[6:4] Bit Field Refinition 701#2

The text in Sections D.3.1 and D.3.2 energially refers to the Counter/Timer or C/T. However, the text applies to Counter/Timer #1 and #2 equally. Where appropriate, distinctions will be made between the two C/Ts.

#### D.3.1 Timer Mode:

Please note that of the two C/T Modes, the Timer Mode is the only mode which is relevant to the function of Bit Rate Selection. However, for completeness, the Counter Mode is also discussed below.

In the Timer mode, the C/T acts as a programmable divider and generates a square wave whose period is

twice the value (in clock periods) of the contents of the Counter/Timer Registers, CTUR and CTLR. The C/T can be used as a programmable bit rate generator in order to produce a 16X clock for any bit rate not provided by the BRG. The square-wave, originating from C/T#1 is output on Output Port pin, OP3. Whereas, the square-wave, originating from C/T#2 is output on Output Port pin, OP11.

If the C/T is programmed to operate in the Timer mode, the frequency of the resulting C/T square wave can be expressed as follows:

C/T Output Frequency =

where: [CTUR] = the contents of the CTUR register in decemal form

the contents of the CTLR register in ecimal form

Since the OT Output is treated as a 16X clock signal by the QUART circuitry, the resulting bit rate is 1/16 the crequency of the C/T Output signal. Therefore, the bit rate, derived from the C/T can be expressed as follows:

The contents of the CTUR and CTLR registers may be changed at any time, but will only begin to take effect at the next half cycle of the square wave. The C/T begins operation using the values in CTUR/CTLR upon receipt of the Address-Trigger "START COUNTER" command (See *Table 1*).

The C/T then runs continuously. A subsequent "START COUNTER" command causes the C/T to terminate the current timing cycle and begin a new timing cycle using the current values stored in CTUR and CTLR. The COUNTER READY status bit, in the Interrupt Status Registers (ISR1[3] or ISR2[3]), is set once each cycle of the square wave. This allows the use of the C/T as a periodic interrupt generator, if the condition is programmed to generate an interrupt via the interrupt mask registers (IMR1 and IMR2). The ISR1[3] and/or ISR2[3] can be cleared by issuing the appropriate address-triggered "STOP COUNTER" command (See *Table 1*). In the TIMER mode, however, the command does not actually stop the C/T.



#### **D.3.2 COUNTER MODE**

In the Counter Mode, the C/T counts down the number of pulses written into CTUR/CTLR, beginning at the receipt command. "START COUNTER" COUNTER/READY status bit (ISR1[3] or ISR2[3]) is set upon reaching the count of 0000<sub>16</sub>. The C/T will continue to count past the 0000<sub>16</sub> and underflow (with the next count being FFFF<sub>16</sub>) until it is stopped by the CPU via a "STOP COUNTER" command. If Output Port pin OP3 is programmed to be the output of C/T#1, the output will remain high until the terminal count is reached, at which time the output goes low. It then returns to the high state and ISR1[3] is cleared when the C/T is stopped (via the "STOP COUNTER 1" command). A "START COUNTER" command while the counter is running restarts the counter with the values in CTUR/CTLR. The CPU may change the contents of CTUR or CTLR at any time but the new count takes effect only on after the subsequent START COUNTER command. If new values are not programmed the previous values are preserved and used for the next cycle.

#### **D.4 External Inputs**

The QUART (in the 68 pin PLCC package only) allows for some of the Input Port pins (IP3 - IP6 and IP11 - IP14) to be used as direct external inputs to the Timing Control Block as timing sources for the Transmitters and Receivers of all four channels. These options are not available in the 44 pin PLCC. Please note that the user can specify whether a clock signal, applied to one of these external inputs, is a 1X or a 16X clock signal; via the Clock Select Registers (see below). For a more detailed discussion on the Input Port pins and their function, please see Section E.

### D.5 Clock Select Registers, CSRA, CSRB, CSRC, and CSRD

In Figure 32 and Noure 20A, each nibble of the Clock Select Registers and the 32:1 MUX's. The Clock Select Registers are the means that the user can select which clock signals all die the Transmitters and Receivers of both changes. The CSRs allow the user to select the 33 different Otandard bit rates from the BRG, the Counter Times output, or to use an external input as the timing source for the Transmitters and Receivers. Table 14 Table 15 and Table 15A present the pelatic Chip between the contents of the CSRs and the clock source driving the Transmitters and Receivers.

Bit 7	Bit 6	Bit 5	Bit	Bito	Bit 2	Bit 1	Bit 0						
	Receiver C	lock Select	9, 1	(0)	Transmitter (	Clock Select							
	See Table 15	or Table 15A	1/20	10	See Table 15	or Table 15A							
	Table 14.	Bit Formato	of the Clock	Select Regi	sters, CSRA	and CSRB							
	A C	no italia	The data d may h										



	Fie	eld			Bit F	Rate	
	CSR	[7:4]		ACR1[7] = 0 c	or ACR2[7] =0	ACR1[7] = 1 o	or ACR2[7] = 1
	CSR	[3:0]		X = 0	X = 1	X = 0	X = 1
0	0	0	0	50	75	75	50
0	0	0	1	110	110	110	110
0	0	1	0	134.5	134.5	134.5	134.5
0	0	1	1	200	150	150	200
0	1	0	0	300	3600	300	3600
0	1	0	1	600	14.4K	600	14.4K
0	1	1	0	1200	28.8K	1200	28.8K
0	1	1	1	1050	57.6K	2000	57.6K
1	0	0	0	2400	115.2K	2400	115.2K
1	0	0	1	4800	4800	4800	4800
1	0	1	0	7200	1800	1800	7200
1	0	1	1	9600	9600	9600	9600
1	1	0	0	38.4K	19.2K	19.2K	38.4K
1	1	0	1	Timer	Timer	<b>P</b> imer	Timer
1	1	1	0	External - 16X	External - 16X	external - 16X	External - 16X
1	1	1	1	External - 1X	External - 1X	External - 1X	External - 1X

**Note:** The "shaded" options are only available in the 68 pin PLCC

Table 15. Bit Rate Selection via the Clock Select Registers, CSR[3:0] and CSR[7:4] for Oscillator frequency of 3.6864 MHz

	Fie	eld			Bit F	Rate	
	CSR	[7:4]		ACR1[7] = 0 c	or(ACR2(5) =0	ACR1[7] = 1 c	or ACR2[7] = 1
	CSR	[3:0]		X = 0	5 × × × × × × × × × × × × × × × × × × ×	X = 0	X = 1
0	0	0	0	100	10050	150	100
0	0	0	1	220	<b>220</b>	220	220
0	0	1	0	269	269	269	269
0	0	1	1	400	220 269 300 7200	300	400
0	1	0	0	600	7200	600	7200
0	1	0	1	206	28.8K	1200	28.8K
0	1	1	0	2490	57.6K	2400	57.6K
0	1	1	1	2100	115.2K	4000	115.2K
1	0	0	0	4800	230.4K	4800	230.4K
1	0	0	1	9600	9600	9600	9600
1	0	1	0	14.4K	3600	3600	14.4K
1	0	1	1	19.2K	19.2K	19.2K	19.2K
1	1	0	0	76.8K	38.4K	38.4K	76.8K
1	1	0	1	Timer	Timer	Timer	Timer
1	1	1	0	External - 16X	External - 16X	External - 16X	External - 16X
1	1	1	1	External - 1X	External - 1X	External - 1X	External - 1X

Note: The "shaded" options are only available in the 68 pin PLCC

Table 15A Bit Rate Selection via the Clock Select Registers, CSR[3:0] and CSR[7:4] for Oscillator frequency of 7.3728 MHz





Please note that *Table 15* and *Table 15A* calls for the user to specify the following parameters:

ACR1[7] and ACR2[7] - the most significant bit (MSB) of the Auxiliary Control Registers

- X The Extend bit
- ACR1[7] and ACR2[7] are the MSB of the Auxiliary Control Register, and can easily be programmed by writing 1xxxxxxxb or 0xxxxxxxb to the ACR, in order

to set or clear, respectively. (Note: the b suffix denotes a binary expression. x = don't care value).

#### X - The Select Extend bit

Each transmitter and receiver, within the QUART has an extend bit that can be set or cleared by writing the appropriate data to the channel's Command Register. Although this information can be found in *Table 2*. *Table 16* summarizes these commands, and their effect on the Extend bits.

Register	Contents	Resulting Action
Command Register A, CRA	08	Set Rx BRG Select Extend Bit (X = 1)
Command Register A, CRA	09	Clear Rx BRG Select Extend it (X 0)
Command Register B, CRB	0A	Set Tx BRG Select Externo Bit (X=1)
Command Register B, CRB	0B	Clear Tx BRG Select Extend At (X = 1)

Table 16. Command Register Controls Over the extend Bit

Note:

If the user programs either nibble of the Clock Select Register (CSRn[7:4] or CSRn[3:0]) with values ranging from 0<sub>16</sub> to C<sub>16</sub>, then the user is using the BRG as a source for timing. However, these standard bit rates (presented in Table 15) apply only if the X1/CLK pin is driven with a 3.6864 MHz signal. If a signal with a different frequency (fo) is applied to the X1/CLK pin, then the QUART channel is running at the following baud rate:

Actual baud Rate = [Table 15 Baud Rate Value] · fo

Additionally, as in the case for standard aud ates the actual frequency of the clock signal will be 160 mes these values.

Likewise, the bit rates, from the ARG as presented in *Table 15A* apply only if the X1/CLK on is driven with a 7.3728MHz signal. If a signal with a different frequency (fo) is applied to the X1/CLK pin, then the QUART channel is running at the following baud rate.

Actual baud Rate = 
$$\frac{[Table 15A \ Baud \ Rate \ Value] \cdot fo}{7.3728 \ MHz}$$

provided that fo is between 2.0 MHz and 7.3728 MHz.

Finally, the standard bit rates, generated by the BRGs, and presented in *Table 15* and *Table 15A*, apply only if the QUART is running in the "Direct Systems Clock" mode (see *Table 2*). If the QUART is running in the "Divided-Systems Clock" mode, then the baud rate will be one-half of that presented in *Table 15* and *Table 15A*.

## 1X vs 16X Clook Signals

The terms 1X Clock" and "16X Clock" have been applied invouce out the text. Therefore, it is important to discuss their meaning and significance. A "16X clock" over-samples the received serial data by a factor of 16. Oneres a "1X clock" only samples the signals once per bit reviod. From this point one should correctly conclude that greater accuracy (lower bit error rates) are achieved via the use of the 16X clock in lieu of the 1X clock. The following paragraphs will clarify the reasons.

A receiver in one of the QUART channels is clocked by a local timing source (from the Timing Control Block). If this receiver is active and is receiving data from a remote serial transmitter, that transmitter is also clocked by its own local timing source. Hence, there is no guarantee that the clock frequency for the receiver is exactly the same as that for the remote transmitter. This is a characteristic asvnchronous serial communication. Although the receiver and remote transmitter have been programmed to receive and transmit data at exactly the same baud rate, sufficient differences in the frequencies of the two clock sources (local receiver and remote transmitter) can contribute to bit errors in the receiving process, as presented in the following discussion.

Suppose that we have a serial data transmission system as depicted in *Figure 33*. This system consists of a remote transmitter (TX), and a local receiver (RX).




Figure 33. Example of a Serial Data Transmission System

Let us further assume that the Receiver is clocked by a source that is slightly faster than that of the Transmitter, and that the Receiver is only sampling the serial data once per bit period. Figure 34 presents the results of this phenomenon.




Figure 34. Receiver (1X) Sampling if the RX Flock is Slightly Faster Than the TX clock

Figure 34 shows that the phase relationship between the Receiver's sampling point and each second data bit is changing. In this case, the Receiver is sampling each serial data bit, earlier and earlier in the of period, with each

successive data bit. This phenomenon is known as receiver drift. If there is no correction for receiver drift, there will be many errors in the transmission and reception of this serial data, as depicted below in *Figure 35*.





Figure 35. Illustration of an Error Due to Receive

Figure 35 shows the Receiver sampling an eight bit string of data with bit pattern 0101010. It is interesting to note that, in this figure, the Receiver sampled 01010010. It should be noted that Receiver drift can also be a problem is the local Receiver is slower than the remote Transmitter clock.

In general the bit-error-rate, for this "uncorrected" system RX local clock signals. However, in order to correct for Receiver Drift and to minimize the BER during serial date transmission, many UARTs in the market place employ Receiver Oversampling of the START bit When this feature is employed, the Receiver, upon the receiver of the START bit, will begin oversampling the START by by some integer factor. Typically, formostoresent day UARTs, this over-sample factor is 150 (170 X782C684

device almaccommodates 16X receiver oversampling of the START by. Therefore, in these devices, when the Receiver detects the occurrence of a START bit, it (the Received Will begin oversampling this START bit by a factor of 16. However, after 7 16X clock periods has clapsed, the receiver will assume this point (within the wase oversampling of the START bit and of the is a function of the timing differences between the TX and o subsequent data. From this point, through the end of the deracter, the Receiver will sample the serial data stream at the 1X rate. Stated another way, once the Receiver has reached, what it believes to be the mid-point of the START bit, the receiver will, from that point, begin sampling the serial data at 1-bit period interval (see Figure 36). After the Receiver has received the STOP bit, it will await the occurrence of the START bit. Once the START bit has been detected, this oversampling procedure is repeated.



The oversampling technique mitigates many of the serial data bit errors by attempting to adjust the receiver sampling point, to near the midpoint of the bit periods, on a character to character basis. This approach is success for two reasons:

- 1. It offers periodic correction to the Receiver
- 2. It limits the Receiver drift phenomenon (between sampling point adjustments) to typical vat most 12 (8 bit character + parity and STOP(bits).

Therefore, if the user selects to receive data at a daud rate of 9600 baud; upon detection of the START bit, the Receiver will begin sampling the data at \$600 x 16) = 153,600 Hz. However, once the Receiver has oversampled up to the 7th 153.6 kHz clock pulse, it will mark this location as the midpoint of the START bit. From this point on, the 153.6 kHz clock signal is divided by 16 to generate the sample clock (9600 Hz) for the remaining data and overhead bits of the character.

The XR82C684 devices gives the user the option to declare an external input clock signal as either a 1X or 16X clock signal. Whenever the user is given a choice to use either the 1X or 16X clock signal (per the Clock Select Registers), the user is advised to always use the 16X clock, in order to mitigate the effects of receiver drift. The

wer is further advised never to use the 1X clock features of the QUART, unless the incoming serial data stream is suchronous with the Receiver (1X) clock.

# D.6(Application Examples using the Timing Control

n order to clarify the roles of the assets within the Timing Control Block, three examples are included.

#### Example A: Using the BRG

Suppose that the user wishes to receive and transmit data at a rate of 115.2 kbps via Channel A. The user must do the following:

- 1. Use a 3.6864 MHz crystal oscillator across the X1/CLK and X2 pins; or driving a 3.6864 MHz TTL signal into the X1/CLK pin (with the X2 pin floating).
- Write 0A<sub>16</sub> to Command Register A.

This step will set the Transmitter BRG Select Extend bit (X = 1).

Write 08<sub>16</sub> to Command Register A.

This step will set the Receiver BRG Select Extend bit (X = 1).

Write 1xxxxxxxxb to ACR1

This step selects "Bit Rate" Set #2 per Table 15 of this data sheet.





Where the b suffix denotes a binary expression, and x denotes a "don't care" value for the binary expression.

5. Write 88<sub>16</sub> to CSRA.

This step sets the Receive and Transmit bit rate for Channel A to 115.2 kbps (per *Table 14* and *Table 15*).

# Example B: Programming the Bit Rate via the Counter/Timer

Suppose the user wishes to transmit and receive data at 62.5 kbps via Channel B. *Please note that this particular bit rate is not offered by the BRG. In this case the user can do the following.* 

- 1. Drive a 4 MHz TTL signal into the X1/CLK pin, while the X2 pin is left floating.
- 2. Write 00<sub>16</sub> to CTUR1 and 02<sub>16</sub> to CTLR1.

This steps results in C/T #1 generating a square wave of frequency = 4 MHz/2[2] = 1 MHz.

3. Write 110b to ACR1[6:4]

This will set C/T#1 into the Timer mode, and select the Timing source for the C/T to be the X1/CLK input.

4. Write DD<sub>16</sub> to CSRB.

This will specify that the timing source for the Receiver and Transmitter of Channel B will be derived from C/T#0 Please note that when the QUART is programmed in this configuration, the C/T output represents a 16X over sample of the Transmitted and Received data. Therefore, the chip circuitry will divide the 1 MHz square wave by 16, just like for clock signals originating from the BR6 MHz (1X) clock signal; in MHz (1X) clock signal; in the responsible for the programmed in this signal are division by 16 of thi

Thus: Bit Rate = 1 MHz/16 = 62.5 kbps.

#### **Example C: Using the External Input Ports**

Suppose that, in addition to running Channel B at 62.5 kbps (see Example B), he/she wants to Transmit and Receive data at 1 Mbps via Channel A.

The user needs to perform all of the steps presented in Example B, along with the following:

1. Write xxxx01xxb to the OPCR1 (Output Port Configuration Register 1).

This step allows the 1 MHz square wave from C/T#1 to be output on OP3.

**Note:** x = don't care

The b suffix denotes a binary expression

- 2. Externally connected OP3 pin to the IP3 and IP4 pins. Thereby applying MHz square wave into these two input pins.
- 3. Write PF16 CSRA

This step will specify that the timing source for the Transmitter and Receiver of Channel A will be derived from input time IP3 and IP4, respectively. Additionally, his step above the QUART hardware to presume that these input signal are 1X signals. Hence, there is no this signal A is at 1 Mbps.

he/she would be responsible for ensuring that the incoming serial data stream is synchronous with the 1 MHz (1X) clock signal; in order to minimize bit errors.



#### **D.7 Explanation of Clock Timing Signals**

The purpose of this section is to explain the Data Sheet specification on the Timing Control Block parameters. In the past, this subject has been the source of considerable confusion by numerous users.

The XR82C684 Data Sheet presents the following parameter specifications, in the "AC ELECTRICAL CHARACTERISTICS"

			Limits		
Symbol	Parameter	Min.	Тур.	Max.	Units
tCLK	X1/CLK (External) High or Low Time	100			ns
fCLK	X1/CLK Crystal or External Frequency	2.0	3.6864	7.3728	MHz
tCTC	Counter/Timer External Clock High or Low Time - IP2 Input	100			ns
fCTC	Counter/Timer External Clock Frequency - IP2 Input	0	is a	7.3728	MHz
tRTX	RXC and TXC (External) High or Low Time - via IP2, IP3, IP4 and IP5	220	Chile		ns
fRTX	RXC and TXC (External) Frequency - via IP2, IP3, IP4, and IP5	aed !	his hed		
fRTX - 16X	16X	1000		16.0	MHz
fRTX - 1X	1X	the Wo		1.0	MHz

Figure 37. Clock Timing

Now for an explanation for each of these parameters:

#### tCLK - X1/CLK (External) High or Low Time

The QUART employs dynamic logic throughout much of its circuitry. Therefore, minimum limits on tCLK and fCLK are needed in order to ensure that the device will function properly. This parameter just places a lower limit on the amount of time at the signal applied through the X1/CLK pin must reside at the high and low starts.

# • fCLK - X1/CLK Crystal High of Yow Time

This parameter specifies the range of frequencies permissible at the X1/CLK input, via either crystal oscillator or applied TTL input signal. Therefore, the use can only apply between 2.0 and 7.3728 MHz at this input.

### tCTC - Counter/Timer External Clock High or Low Time - IP2/IP10 Input

This parameter places a lower limit on the amount of time that the signal, being applied to the IP2 and IP10 pins, for use by the Counter/Timers, can reside at the high and low states. Please note that this limit has no relationship with the parameter tRTX, which is another spec associated with the IP2 input.

# fCTO - Counter/Timer External Clock Frequency -

This parameter places an upper limit of the input frequency being applied to the IP2 and IP10 pins, for use by the Counter/Timers. The spec basically states that a signal with frequency up to 7.3728 MHz can be applied at the IP2 and IP10 pins, and still be properly handled by the Counter/Timers.

# tRTX - RXC and TXC (External) High or Low Time via IP3 - IP6, and IP11 - IP14

This spec places a lower limit on the amount of time that a signal, being applied at the General Purpose Input Pins, IP2 - IP5 and IP11 - IP14, for use as the Transmitter and Receiver Clock source, can reside at the high or low state.

### fRTX - RXC and TXC (External) Frequency - via IP3 - IP6, and IP11 - IP14

This spec places limits on both the 1X and 16X external signals that are to be used to clock the Transmitters and Receivers. If the user wishes to use a 1X clock, he/she can only apply a signal with frequencies up to 1.0 MHz. This input will results in a bit rate of 1 Mbps (see Example C). If the user wishes to use a 16X clock, he/she can only apply a signal with frequencies up to 16.0 MHz. Since this signal is a 16X signal, this will result in a bit rate of 1 Mbps.





In summary, the QUART Timing Control block gives the user the ability to generate virtually any baud rate that he or she desires. The Timing Control Block gives the user access to the following resources:

- 33 different standard bit rates via the BRG.
- Two Counter/Timers, which can be configured to generate bit rates which are not available from the BRGs.
- Inputs to the Timing Control Block (via some Input Port pins) which allows the use of external clock signals to generate a custom bit rate.

#### **E. INPUT PORT**

The Input Port consists of 16 parallel input pins (IP0 - IP15). The Input Port can be used as a general purpose input or the QUART can be programmed to use some of these

inputs for special functions. The current state of the inputs to this unlatched port can be read by the CPU by reading the IP1 register (for the logic states of IP0 - IP7 input pins) or the IP2 register (for the logic states of the IP8 - IP15 input pins). A high input signal at the IPn pin results in a logic "1" in the IP1[n] bit position, within the IP1 register (for Input Port pins IP0 - IP7). Similarly, a high input signal at the IPn pin results in a logic "1" in the IP2[n - 8] bit position, within the IP2 register (for Input Port pins IP8 - IP15).

## E.1 Alternate Functions for the Input Port

Table 17 describes the alternate uses for the input pins, such as clock inputs and data flow control signals and includes a brief such ary as how to program the alternate function. A read of the Programmes will show the logic state at the pin, regardless of its programmed function.

Input Port	Alternate Function(s)	Approach to Program Alternate Functions
IP0	-CTSA: Clear to Send (CTS) input for Channel A.	IPO can be programmed to function as the -CTSA input by
IFU	Note: this input is Active Low, for the CTS func-	setting MR A[4] =1. For a more detailed discussion on this function, please see Section D.3.
	tion.	1 10 00 00 00 00 00 00 00 00 00 00 00 00
IP1	-CTSB: Clear to Send (CTS) input for Channel	IP can programmed to function as the -CTSB input by cliting MR2B[4] =1. For a more detailed discussion on this incident, please see Section D.3.
	Note: This input is Active Low for the CTS nction.	ere a constant of the constant
IP2		2 can be programmed to function as the external clock input for Counter/Timer #1 by setting ACR1[6:4] = [0, 0, 0]. For a more detailed discussion into the effect of this action please see Section D.2.
IP3	TXCA_EX: External Clock input for transmitter Channel A.  RXCA_EX: External Clock input for Receiver Channel A.	IP3 can be programmed to function as the external clock input for the Transmitter of Channel A by setting CSRA[3:0] = [1, 1, 1, 0] in order to be treated as a 16X Clock, or CSRA[3:0] = [1, 1, 1, 1] in order to be treated as a 1X Clock.
IP4	RXCA_EX: External Class inport for Receiver Channel A.	IP4 can be programmed to function as the external clock input for the Receiver of Channel A by setting CSRA[7:4] = [1, 1, 1, 0] in order to be treated as a 16X Clock, or CSRA[7:4] = [1, 1, 1, 1] in order to be treated as a 1X Clock.
IP5	TXCB_EX: External Clock input for Transmitter Channel B.	IP5 can be programmed to function as the external clock input for the Transmitter of Channel B by setting CSRB[3:0] = [1, 1, 1, 0] in order to treated as a 16X Clock, or CSRB[3:0] = [1, 1, 1, 1] in order to be treated as a 1X Clock.
IP6	RXCB_EX: External Clock input for Receiver Channel B.	IP6 can be programmed to function as the external clock input for the Receiver of Channel B by setting CSRB[7:4] = [1, 1, 1, 0] in order to treated as a 16X Clock, or CSRB[7:4] = [1, 1, 1, 1] in order to be treated as a 1X Clock.
IP7	None	N/A



Input Port	Alternate Function(s)	Approach to Program Alternate Functions			
IP8	-CTSC: Clear to Send (CTS) input for Channel C.  Note: This input is Active Low for the CTS function.	setting MR2C[4] = 1. For a more detailed discussion on the			
IP9	-CTSD: Clear to Send (CTS) input for Channel D.  Note: This input is Active Low for the CTS function.	IP9 can be programmed to function as the -CTSD input by setting MR2D[4] =1. For a more detailed discussion on this function, please see $Section\ G.3$ .			
IP10	CT2_EX: Counter/Timer #2 External Clock Input.	IP10 can be programmed to function as the external clock input for Counter/Timer #1 by setting ACR2[6:4] = [0, 0, 0]. For a more detailed discussion into the effect of this action please see <i>Section D.2</i> .			
IP11	TXCC_EX: External Clock input for Transmitter Channel C.	IP11 can be programmed to function as the external clock input for the Transmitte of Channel C by setting CSRC[3:0] = [1, 1, 1, 0] in order to treated as a 16X Clock, or CSRC[3:0] = [1, 1, 1, 1] in order to be treated as a 1X Clock.			
IP12	RXCC_EX: External Clock input for Receiver Channel C.	IP12 can be programmed to function as the external clock input for the receiver of Channel B by setting CSRB[7:4] = [1, 1, 1, 0] in order to treated as a 16X Clock, or CSRB[7:4] = [1, 1, 1, 0] in order to be treated as a 1X Clock.			
IP13	TXCD_EX: External Clock input for Transmitter Channel D.	IP13 can be programmed to function as the external clock inperfor the Transmitter of Channel D by setting CSRD[3:0] = (1, 1, 0) in order to treated as a 16X Clock, or CSRD[3:0] = (1, 1, 1, 1] in order to be treated as a 1X Clock			
IP14	RXCD_EX: External Clock input for Receiver Channel D.	IF 4 can be programmed to function as the external clock putter the Receiver of Channel D by setting CSRD[7:4] = [1, 2, 1, 0] in order to treated as a 16X Clock, or CSRD[7:4] = 1, 1, 1, 1] in order to be treated as a 1X Clock.			
IP15	None	<b>0</b> /A			

Note: "Shaded" Input Port pin and Alternate Functions are only available in the 68 Pin PLCC package.

Table 17. Lighing of Alternate Function for the Input Port

# E.2 Input Port Configuration Registers (PCR) and IPCR2)

Change of state detectors are provided for pout pins IP0 through IP3 and IP8 through IP11. These inputs are sampled by the 38.4 kHz output of the BRG (2.4 kbps x 16). A high-to-low or low-to-high transition at these input lasting at least two clock periods (approximately 50s) will guarantee that the corresponding bit in the appropriate

input port change register (IPCR1 or IPCR2) will be set, although it may be set by a change of state as short as 25s. The bit format of each of the IPCRs follows. The status bits in the upper nibble of the IPCR (IPCR1[7:4] or IPCR2[7:4]) are cleared when the register is read by the CPU. Any change of state can also be programmed to generate an interrupt via the "Input Port Change of State" interrupt.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Delta IP3	Delta IP2	Delta IP1	Delta IP0	IP3	IP2	IP1	IP0
0 = No	0 = No	0 = No	0 = No	0 = Low	0 = Low	0 = Low	0 = Low
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = High	1 = High	1 = High	1 = High

Table 18. Input Port Configuration Register 1 - IPCR1





Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Delta IP11	Delta IP10	Delta IP9	Delta IP8	IP11	IP10	IP9	IP8
0 = No	0 = No	0 = No	0 = No	0 = Low	0 = Low	0 = Low	0 = Low
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = High	1 = High	1 = High	1 = High

Table 19. Input Port Configuration Register 2 - IPCR2

In order to enable the "Input Port Change of State" interrupt, one must do the following.

• Write the appropriate data to the lower nibble of ACR (ACR1 and/or ACR2). The bit formats for both ACRs are presented below. *Please note that the applicable bits, within each of the ACR registers, are shaded.* 

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRG Set Select	Counter/Timer #1 Mode and Source			Delta IP3 Interrupt	Delta 162 Intervipt	Delta IP1 Interrupt	Delta IP0 Interrupt
0 = Set1	See Table 4			0 = OFF	( ► OPE	0 = OFF	0 = OFF
1 = Set2				1 = ON	A) ±0M	1 = ON	1 = ON

Table 20. ACR1- Auxiliary Control Register 1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRG Set Select	Counter/T	īmer #2 Mode a	nd Source	Delten 11 Interrup	Delta IP10 Interrupt	Delta IP9 Interrupt	Delta IP8 Interrupt
0 = Set1 1 = Set2		See Table 4	odb	0 = 0 = P	0 = OFF 1 = ON	0 = OFF 1 = ON	0 = OFF 1 = ON

Table 21. AC - Control Register 2

Setting IMR1[7] and/or IMR2[7].

Note: This "two-tiered" interrupt challing disading approach, for the "Input Change of State" interrupt allows tremendous flexibility for the user. Setting or claiming the bits in ACR1[3:0] and/or ACR2[3:0] allows the user to specify exactly which Input Port pine to be enabled (or disabled) for generating the "Input Port Change of State" interrupt. Setting or clearing IMR1[7] and/or IMR2[7] allows the user to "globally" enable or disable this interrupt.

The upper nibble of the two IPCRs will indicate which of the eight input pins experienced the "Change of State." The lower nibble of each IPCR contains the present state of these input pins. Therefore, when reading one of the IPCRs, in response to the "Change of State" interrupt, the CPU will determine:

The input pin(s) that toggled

• The final state of the changing input pin.

#### E.3 44 Pin PLCC Packaged QUARTs

The 44 pin PLCC packaged QUARTs come with only four input port pins, IP0, IP1, IP8 and IP9. Therefore, the only alternative functions that are available to the device (via these input port pins) are the CTS (Clear to Send) functions for each channel. External clock inputs are not available in the 44 pin PLCC package option.

#### F. OUTPUT PORT

The QUART consists of an 16 bit parallel Output Port. The Output Port can be used as a general purpose output or can be used for output timing and status signals by appropriately programming of the mode registers (MR1A, B, C, D and MR2A, B, C, D) and also the output port configuration registers, OPCR1 and OPCR2. When used to output status signals the Output Port pins are open





drain, which allows their use in a wire OR interrupt scheme.

Programming the Output Port is a little different from the conventional writes to a typical parallel port or the data bus. The Output Port circuitry consists of two Output Port Registers (OPR1 and OPR2), and the 16 output port pins themselves. OPR1 controls Output Port pins OP0 - OP7 and OPR2 controls Output Port pins OP8 - OP15. The contents of the OPRs are complements of the actual state of the Output Port pins. For example, if the bit OPR1[5] is set to a logic "1", this will result in the OP5 Output Port pin being at a logic "0". Likewise, if the bit OPR1[5] is set to a logic "0", this results in the OP5 Output Port pin being at a logic "1". The other thing that makes programming the parallel port a little odd is the procedure that one must use to accomplish this feat. When writing to this parallel output port, one must invoke one of the four address triggered commands: Set Output Port Bits #1, Set Output Port Bits #2, Clear Output Port Bits #1 and Clear Output Port Bits #2. Set Output Port Bits #1 and Clear Output Port Bits #1 commands applies to OPR1 and Output Port pins OP0 -OP7. Similarly, the Set Output Port Bits #2 and Clear Output Port Bits #2 commands applies to OPR2 and Output Port pins OP8 - OP15. It is important to note that when invoking either "Set Output Port Bits" command, to user is setting the bits (to logic "1") in the appropriate QPR. However, this action results in setting the corresponding Output Port pins to logic "0"; due to the complementary relationship between the state of the Output Port pin Cando the bits in the OPR. Likewise, when either elear output Port Bits command is invoked, the specific bits within the corresponding OPR are "cleared" to legic "PV However, the corresponding Output Port pins are set that gic "1" state.

The state of each bit within both of the Opens, following a Power-on Reset (POR), is all "0". Therefore, the state of each Output Port pin, following a POR is logic "1".

The bits of the OPR can be set and cleared individually. A bit is set by the address-triggered "Set Output Port Bits n" command (see *Table 1*) with the accompanying data, at the Data Bus, specifying the bits, within the OPR, to be set (1 = set, 0 = no change). A bit is cleared by the address triggered 'Clear Output Port Bits n" command (see *Table 1*) with the accompanying data, at the Data Bus, specifying the bits to be reset (1 = cleared, 0 = no change).

#### F.1 Writing Data to the OPRs/Output Port Pins

As mentioned earlier, the state of the OPRs and consequently, the Output Port pins is controlled by four "Address Triggered" commands.

- Set Output Port Bits #1 Command
- Set Output Port Bits #2 Command
- Clear Output Port Bits #1 Command
- Clear Output Port Bits #2 Command

The procedure and effect of using these commands are discussed below.

# F.1.1 Set Output Cort Sits Command

The actual procedure used to invoke the "SET OUTPUT PORT BITS" "pommand is the same as writing the contents of the Data Bus (D7 - D0) to QUART Address 0E<sub>16</sub> for OPT OP0). For every "1" that exists within the latchest contents of the Data Bus, the corresponding bit, within OPS4 is set to a logic "high". For every "0" that is present on the data bus and is written to QUART Address DE<sub>16</sub>, the sate of the corresponding bit, within OPR1 is urphanged.

We could state this another way as: For every "1" that is present on the Data Bus, during the use of the "Set Output Port Bits #1" command, the corresponding Output Port pin is set to a logic "low". And for every "0" that is present on the Data Bus, during this command, the state of the corresponding Output Port pin is unchanged.

#### For Example

Suppose that the content of OPR1 are OPR1[7:0] = [0, 0, 0, 0, 1, 1, 1, 1]. Hence, the state of the Output Port pins are as follows:

[OP7, OP6, OP5, OP4, OP3, OP2, OP1, OP0] = [1, 1, 1, 1, 0, 0, 0, 0]

If we write the following to QUART Address  $0E_{16}$ ; [D7,...,D0] = [1, 1, 1, 1, 0, 0, 0, 0]; the resulting state of the Output Port Register Bits follows:

$$OPR1[7:0] = [1, 1, 1, 1, 1, 1, 1, 1].$$

Consequently, the state of the Output Port pins are as follows:

[OP7, OP6, OP5, OP4, OP3, OP2, OP1, OP0] = [0, 0, 0, 0, 0, 0, 0, 0, 0]




Figure 38. Illustration of the "Set Output Port Bit #1" Command and Its Effect on the Output Port Register and the State of the @itputPort Pins

This example of the "Set Output Port Bits #1" command is illustrated in Figure 38.

In summary, for the "Set Output Port Bits #1" command; Dn = 0; results in no change for OPR1[n], nor Output Port of presents illustration of the "Set Output Port Bits #2" pin OPn.

Dn = 1; results in OPR[n] = "1", and Output Port ping OPn = "0"

Set Otput Port Bits #2" command is very similar to QUART address 1E. Figure 38A

O QUART address 1E. Figure 38A

Figure 38A

O QUART address 1E. Figure 3AA

O QUART Address 1E. Figure 3AA

O QUART Address 1E.




Figure 38A, Illustration of the "Set Output Port BiT #2" Command and its Effect on the Output Port Register and the State of the Output Port Pins.



In summary, for the "Set Output Port Bits #2" command;

Dn = 0; results in no change for OPR2[n], nor Output Port pin OP(n+8)

Dn = 1; results in OPR2[n] = "1", and Output Port pin, OP(n+8) = "0"

### F.1.2 Clear Output Port Bits Command

The procedure for invoking this command is very similar to that for "Set Output Port Bits CoMMANDs"; except in that the user now writes to QUART address 0F for output port pins [OP7,...,OP0] and to QUART address 1F for output port pins [OP15, ...., OP8].

For every "1" that is "written" to this address, the corresponding bit in the OPR register is set to a logic "low" and the corresponding Output Port pin is set to a logic "high". For every "0" that is written to this address, the

state of the corresponding OPR register bit, and in turn the state of the Output Port pin is unchanged.

### For example

Suppose that the contents of the Output Port Register 1, OPR1 = [1, 1, 1, 1, 1, 1, 1, 1]. Consequently, the state of the Output Port pins are:

[OP7, OP6, OP5, OP4, OP3, OP2, OP1, OP0] = [0, 0, 0, 0, 0, 0, 0, 0]

If we were to write [D7,...,D0] = [1, 1, 1, 1, 0, 0, 0, 0] to QUART address 0F, the resulting contents of the Output Port register 1 will be:

$$OPR1[7:0] = [0, 0, 0, 0, 1, 1, 1, 1]$$

Further, the resulting state of the Output Port pins will be:

[OP7, OP6, OP5, OP4, OP3, OP2, OP1, OP0] = [1, 1, 1, 1, 0, 0, 0, 0]

This example of the "Clear Output Port Bits #1" command is illustrated in Figure 39.




Figure 39. Illustration of the "Clear Output Port BIT #1" Command and Its Effect on the Output Port Register 1 and the State of the Output Port Pins

In summary, for the "Clear Output Port Bits" command;

Dn = 0, results in no change for OPR1[n] and no change in the state of the Output Port pin, OPn.

Dn = 1, results in OPR1[n] = 0, and sets the corresponding Output Port pin, OPn, to a logic "1".

The "Clear Output Port Bits #2" command is very similar to the "Clear Output Port Bits #1" command except that the user now write to QUART address 1F. *Figure 39A* presents an illustration of the "Clear Output Port Bits #2" command and its effect on the Output Port Register and the state of the Output Port pins.






Figure 39A. Illustration of the "Clear Output Port Bit #20 Command and Its Effect on Output Port Register 2 and the State of the Output Port Pins

### F.2 Output Port Configuration Registers (OPCR1 and OPCR2

The Output Port pins can be used as General Purpose Output pins or they can be configured to used in alternate functions. *Table 22* lists the Alternate Functions of each of the Output Port pins.

Output Port	Alternate/Function(s)
OP0	-RTSA: Request-to-Send (RTS) out for Change A. Note: This output is Active Low for the RTS function.
OP1	-RTSB: Request-to-Send (RTS) output for Channel B. Note: This output is Active Low for the RTS function.
OP2	TXCA_16X Output: Channel A 16X Tressmitter Clock Output:
	TXCA_1X Output: Channel & X Transmitter Clock Output
	RXCA_1X: Output: Change A 1 Receiver Clock Output.
OP3	TXCB_1X Output Channel BXX Transmitter Clock Output:
	RXCB_1X Output: Channel 1X Receiver Clock Output.
	C/T1_RDY: The Counter/Timer Ready Output for C/T #1. Note: This output is an Open-Drain output when used as the Counter/Timer Ready Output.
OP4	RXRDY/-FFULL_A cotput: Channel A Receiver Ready/FIFO Full Indicator. Note: This is an Open-Drain, Active-low output for the RXRDY/FFULL_A function.
OP5	RXRDY/-FFULL_B Output: Channel B Receiver Ready/FIFO Full Indicator. Note: This is an Open-Drain, Active-low output for the RXRDY/FFULL_B function.
OP6	<b>-TXRDY_A Output:</b> Channel A Transmitter Ready Indicator. This is an Open-Drain, Active-low output for the TXRDY_A function.
OP7	<b>-TXRDY_B Output:</b> Channel B Transmitter Ready Indicator. This is an Open-Drain, Active-low output for the TXRDY_B function.
OP8	-RTSC: Request-to-Send (RTS) output for Channel C. <i>Note:</i> This output is an Open-Drain, Active Low signal for the RTS function.
OP9	<b>-RTSD</b> : Request-to-Send (RTS) output for Channel D. <b>Note:</b> This output is an Open-Drain, Active Low signal for the RTS function.



Output Port	Alternate Function(s)
OP10	TXCC_1X: Channel C 1X Transmitter Clock Output
	TXCC_16X: Channel C 16X Transmitter Clock Output:
	RXCC_1X: Channel B 1X Receiver Clock Output.
OP11	TXCD_1X: Channel D 1X Transmitter Clock Output
	RXCD_1X: Channel B 1X Receiver Clock Output.
	<b>C/T2_RDY:</b> The Counter/Timer Ready Output for C/T #2. <b>Note:</b> This output is an Open-Drain output when used as the Counter/Timer Ready Output.
OP12	RXRDY/-FFULL_C: Channel C Receiver Ready/FIFO Full Indicator. <i>Note:</i> This is an Open-Drain, Active-low output for the RXRDY/FFULL_C function.
OP13	RXRDY/-FFULL_D: Channel F Receiver Ready/FIFO Full Indicator. <i>Note:</i> This is an Open-Drain, Active-low output for the RXRDY/FFULL_D function.
OP14	-TXRDY_C: Channel C Transmitter Ready Indicator. This is an Open-Drain, Active-low output for the TXRDY_C function.
OP15	-TXRDY_D: Channel D Transmitter Ready Indicator. This is an open-Drain, Active-low output for the TXRDY_D function.

Note: The "shaded" Output Port pin alternate functions are only available in the pin ACC package option.

Table 22. Listing of the Alternate Functions for the Output Port

Many of the Alternate Functions of the various Output Port pinsare selected by writing the appropriate data to the OPCRs. The bit format of these two registers follows.

54.5	T 511.6	54.5	(		<del>.,U</del>	D1: 0	D1: 0	·	D14 0
Bit 7	Bit 6	Bit 5		<b>⊘</b> Bit	4	Bit 3	Bit 2	Bit 1	Bit 0
OP7	OP6	OP5	O	V OF	<b>4</b>	0	OP3		P2
0 = OPR1[7]	0 = OPR1[6]	0 = OPR1[5]	0/=	0PP 4		00 = OPR1[3]		00 = OPR1[2]	
1 = -TXRDYB	1 = -TXRDYA	1 = RXRDY/-FFULLB	<b>(1)</b> =	RXBDY	-FFULLA	01 = C/T	#1 Output	01 = TXC	A (16X)
				0,		10 = TXC	B (1X)	10 = TXC	A (1X)
		i chi de	S	)		11 = RXC	B (1X)	11 = RXC	A (1X)

Table 23. Outpor Port Configuration Register 1 - OPCR1

Bit 7	Bit 6	<b>₹ £ 0</b> 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OP15	OP14	<b>0</b> 0P13	OP12	OP11		OP10	
0 = OPR2[7]	0 = OPR2[6]	0 = OPR2[5]	0 = OPR2[4]	00 = OPR2[3]		2[3] 00 = OPR2[2]	
1 = -TXRDYD	1 = -TXRDYC	1 = RXRDY/-FFULLD	1 = RXRDY/-FFULLC	01 = C/T #	#2 Output	01 = TXC	C (16X)
				10 = TXC	D (1X)	10 = TXC	C(1X)
				11 = RXC	D (1X)	11 = RXC	C(1X)

Table 24. Output Port Configuration Register 2 - OPCR2

**Note:** the OPCRs only addresses the alternate functions for Output Port pins, OP2 - OP7 and OP10 - OP15. OP0, OP1, OP8 and OP9 assume their RTS roles if either MR1n[7] = 1 or MR2n[5] = 1. Setting those Mode Register bits enables the RTS function. Otherwise, these two ports will only be General Purpose Output Ports.





### F.3 44 Pin PLCC Packaged QUARTs

The 44 pin PLCC packaged devices have only four output ports, OP0, OP1, OP8 and OP9. Hence the effect of the "Set Output Port Bits" and "Clear Output Port Bits" commands only effects these four pins. Additionally, the OPCR registers have no effect on the performance of the 44 pin packaged QUART, since these registers allow the user to specify the alternate functions for Output Port pins OP2 - OP7, and OP10 - OP15. Hence, -RTSA, -RTSB, -RTSC and -RTSD are the only alternative output port pin functions available to this version of the XR82C684.

### G. SERIAL CHANNELS A, B, C and D

Each serial channel of the QUART comprises a full-duplex asynchronous receiver and transmitter. The four channels can independently select their operating frequency (from the BRG, the C/T#1 or C/T#2, or an external clock) as well as operating mode. Besides the normal mode in which the receiver and transmitter of each channel operate independently, the QUART can be configured to operate in various looping modes, which are useful for local and remote diagnostics, as well as in a wake up mode used for multi-drop applications.

In this section certain symbols will be used to denote certain aspects of the Transmitter and Receiver. definition of some of these symbols follows.

TXDn - Transmitter (Serial) Data Output for Channan

RXDn - Receiver (Serial) Data Input for Channel n RXCn - Receiver Clock Signal for Channel N.


This section of the data sheet discusses the resources that are available to each channel. These resources are listed below:

- Transmitter (Transmit Holding Register and Transmit Shift Register)
- Receiver (Receive Holding Register and Receive Shift Register)
- Status Register
- Mode Registers
- Command Register (See Section B.2, Command Decoding)
- Clock Select Register (See Section D, Timing Control Block

### G.1 Transmin

The transmitter accepts parallel data from the CPU and converted to serial bit stream where it is output at the TXDa oin, adding start, stop and optional parity bits as regured whe asynchronous protocol.

Cacht answitter consists of a Transmit Shift register (TSR) and a Tansmit Holding Register (THR). The THR is actually a 3 byte FIFO. Figure 40 presents a simplified estration of the TSR and THR. The CPU initiates the transmission of serial data by writing character data to the MR. The character will be loaded into and processed through the FIFO, until it reaches the TSR. During the transition from the THR to the TSR, the character data is serialized and is transmitted out of the chip via the TXDn pin.



Whenever a transmitter is idle or inactive, the TXDn marking (at a logic "high"). However, just prior to the transmission of a character, the transmitter alerts the receiver by generating a "START" bit. The START it is basically the TXDn output toggling "low" for one bit periods following an idle period or the STOP bit of the preceding character. Immediately after transmission with ART

wit, the least significant bit of the character will be sent output for that particular channel will be continuously of first followed by progressively more significant bits. If the communication protocol calls for it, the Transmitter will Senga "parity" bit between the most significant bit of the ctoracter and the STOP bit. Figure 41 presents the waveform (format) of the transmitter (TXDn) output. In Othis case, the transmitter is send 5D<sub>16</sub>, with 8-N-1 protocol (8 bits per character, No-parity, 1-Stop Bit).




Figure 41. The Output Waveform of the Transmitter While Sending 5D (8-N-1 Protocol)

The QUART can be programmed to generate an Interrupt Request to the CPU by setting IMR1[0], IMR1[4], IMR2[0] and IMR2[4] for Channels A, B, C, and D respectively. In this case, the QUART would generate an Interrupt

Request anytime a Transmitter THR and TSR are empty of characters. The CPU can service this interrupt request by writing a character to the empty THR.



The Transmitter can be enabled or disabled via the Command Register (see Section B.2). If the command is issued to disable the transmitter, while there are still characters in the THR and TSR, the Transmitter will continue transmitting all of the remaining data within the THR and TSR, until they are completely empty of characters. No new characters can be written to the THR once the "Disable Transmitter" command has been issued.

### G.2 Receiver (RSR and RHR)

The function of the serial receiver is to receive serial data at the RXDn input; and convert it to parallel data, where it can be read by the CPU. The receiver is also responsible for computing and checking parity, if parity is being used. The receiver consists of the Receive Shift Register (RSR) and a Receive Holding Register (RHR). The RHR is, in essence, a three byte FIFO. The receiver receives data at the RXDn pin, where it is serially shifted through the RSR. Afterwards, the data is converted to parallel format, and is transferred to the RHR. This character is then processed through the 3 bytes of FIFO. Once the received character reaches the top of the FIFO, it can be "popped" or read by the CPU; when it reads the RHR. *Figure 42* depicts a simplified drawing of the Receiver.




Figure 42. A Simplified Drawing of the Receiver Shift Register and Receiver Holding Register

The receiver functions by sensing the obligate level at the RXDn input. When the far-end translotter is idle, its TXDn output (and consequently, the RXDn input) is continuously "marking". During this period the Receiver is inactive and is not receiving or processing any data. However, when the far-end transmitter sends the START bit, (with its TXDn output toggling "low"), a receiver clock, which is 16 times the baud rate (with the 16x clock), will start sampling this START bit. If the receiver determines that its RXDn input is still "low" after its 7th sample, then the receiver hardware considers this signal to be a valid START bit. If the RXDn input is not "low" at the 7th sample, the Receiver will ignore this downward pulse as "noise". From this 7th sample on, the Receiver will

sample each successive bit at one bit-period intervals (1/baud rate) with the 1x clock. The purpose of this 16x Clock is then two-fold.

- 1. To verify that the detected "low" level in the RXDn input is indeed a START bit.
- To establish the phase relationship between the 1x bit sampling clock, and the incoming serial data stream. The idea is to sample each data bit in the middle of its bit period.

Please note that if a 16X clock is selected for the receiver, this over-sampling procedure occurs with each and every start bit.





The receiver will continue to sample (and receive) each bit of the character that follows the START bit, at one-bit time intervals. Upon reception of the character's MSB the receiver will check parity (if programmed) or will sample for the STOP bit. If the Receiver samples a mark condition at this time and the parity check (if any) was valid; a successful reception of the character is presumed; and the Receiver will prepare to sense and oversample the occurrence of the START bit for the next character.

### **Receiver Errors**

If the Receiver does not sample a "mark", at the presumed time of the STOP bit, a Framing Error (FE) is flagged by setting, SRn[6] =1. If, upon complete reception of the character, the subsequent parity check is incorrect, a Parity Error (PE) is flagged by setting SRn[5] = 1. If the RHR was full, and another character existed in the RSR; and if more data enters the QUART via the corresponding RXDn pin; then the character in the RSR will be overwritten, and a Receiver Overrun Error (OE) condition will be flagged in the Status Register (SRn[4] = 1). This phenomenon obviously results in a loss of data.

Finally if the RXDn input is held at the space condition for an entire character period, and no STOP bit was detected (STOP bit sampling resulted in a space); a Received Break (RB) condition is presumed. When this condition detected several things happen.

- 1. The "Received Break" condition is flagged Status Register (SRn[7] = 1).
- 2. The "Break" character is loaded into the RHR. Hovever, no further data is received or loaded into the RHR unit the RXDn input returns to the "mark" condition.
- 3. The corresponding "Delta Broak" the trunk is requested (if programmed) and flagged the thereterrupt Status Register.

Once the RXDn input returns to the "mark" condition, subsequent characters will be loaded into the RHR, and the corresponding "Delta Break" interrupt condition will once again be requested (if programmed) and flagged in the Interrupt Status Register.

The QUART can be programmed to generate an Interrupt Request to the CPU if a RXRDY (Receiver Ready) or a FFULL (FIFO Full) Condition exists within any of the four channels. A RXRDY Condition exists when at least one character of data exists within the RHR, and is ultimately waiting to be "popped" and read by the CPU. The FFULL condition exists when the RHR is completely full and cannot accept any new characters from the RSR until the CPU has read or "popped" the FIFO. The user can select the Interrupt Request to cour oue to either (but not both) the RXRDY or FFULL condition via the Channel Mode Registers. The sentence of the proposition of the Channel Mode Registers. The sentence of the Channels A, B, C, and D respectively.

Each channers equipped with numerous other registers that are used to provide control and monitoring of these channels. Some of these registers were discussed in carlier sections of the data sheet. However, a detailed discussion of the remainder of these registers are presented below.

### Mode Registers, MR1n and MR2n

The Mode Registers, allow the user to specify of the protocol parameters that he/she wish the channel to run at. These registers also allow the user to configure the QUART channels to engage in modem handshaking techniques. The bits of each of these registers are discussed below.

Bit 7	Bit 7 Bit 6		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0																																				
Rx RTS Control	Rx Interrupt Select	Error Mode	Parity Mode Select		ParitySelect	Number of Bits per Character																																					
0 = No	0=RxRDY	0=Character	00 = Wi	ith Parity	0 = Even	00 = 5																																					
1 = Yes	1=FFULL	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	1= Block	01 = For	rce Parity	1 = Odd	01	= 6
			10 = N	o Parity		10	= 7																																				
			11 = Multi-	Drop Mode		11	= 8																																				

Table 25. Mode Registers - MR1A, MR1B, MR1C, MR1D

MR1n for each channel is accessed when the channel's MR pointer points to MR1. The pointer is set to MR1n by a hardware Reset or by a "Reset Mr Pointer" command invoked via the channel's command register. After any read or write to MR1, the MR pointer will automatically point to MR2.





Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Channe	el Mode	Tx RTS Control	CTS Enable Tx	Stop Bit Length			
00 = Normal		0 = No	0 = No	0 = 0.563 8 = 1.563		1.563	
01 = Auto Ech	10	1 = Yes	1 = Yes	1 = 0.625 9 = 1.625		1.625	
10 = Local Lo	ор			2 = 0.688 A = 1.68		1.688	
11 = Remote	Loop			3 = 0	0.750	B = 1	1.750
				4 = 0	).813	C =	1.813
				5 = 0.875 E		D =	1.875
				6 = 0.938 E = 1.938		1.938	
				7 = 1.000 F = 2.		2.000	

Table 26. Mode Registers - MR2A, MR2B, MR2C, MR2D

### MR1n[7] - Receiver Request to Send Control

Ordinarily, RTS (Request to Send) is asserted or negated by invoking the "Set Output Port Bits Command" or "Clear Output Port Bits Command" in the appropriate manner. However, if MR1n[7] = 1 is set, then the Receiver will have control over the negation of the -RTS output. Specifically, setting this bit will allow the Receiver to negate -RTS if its RHR is full. This "flow control" technique is useful in preventing Receiver Overrun Errors.

Figure 42 presents a diagram which illustrates how a Receiver-Controlled Request-to-Send configuration would function.

### MR1n[6] - Receiver Interrupt Select

This bit selects either the RXRDY status bit of the FULL status bit of the channel to be used as the officeria for generating an Interrupt Request to the PULL and Setting the following Interrupt Status Register cas: R1[1], ISR1[5], ISR2[1], and ISR2[5] for Channels A, B, C and D, respectively.

### MR1n[5] - Error Mode Select

This bit controls the operation of the three FIFO status bits (PE, FE, Received Break) for the Channel. If this bit is set to "0", this particular channel will operate in the "Character" Error Mode. If this bits is set to "1", this particular channel will operate in the "Block" Error Mode.

In the character mode these status bits apply only to the character that is currently at the top of the FIFO. In the block mode, these bits represent the cumulative logical OR of the status for all characters coming to the top of the

FIFO since the last Reset 2rror Status" command for the Channel was issued.

### MR1n[4:3] Parit Mode Select

If "with party" or force parity" operation is programmed, a parity by is added to the transmitted characters and the receiver performs a parity check on received characters. See Section H.2 for description of Multi-Drop Mode operation.

### Man | 2 Parity Type Select

Prisconselects ODD or EVEN parity if "With Parity Mode" is programmed and the state of the forced parity bit if the corce Parity" mode is programmed. In the Multi-Drop omode it selects the state of the A/D flag bit. This bit has no effect if "No Parity" is selected in MR1n[4:3].

### MR1n[1:0] - Bits per Character Select

Selects the number of bits to be transmitted and received in the data field of the character. This does not include START, PARITY, and STOP bits.

### Mode Register 2 (Channels A, B, C and D)

MR2n for each Channel is accessed when the Channel's MR Pointer points to MR2n, which occurs after any access to the Channel's MR1 Register. Subsequent "reads" or "writes" to MR2n does not change the contents of the MR pointer.

### MR2n[7:6] - Channel Mode Select

Each Channel can operate in one of four modes.


• Setting MR2n[7:6] = 00 configures the channel to operate in the Normal Mode. In this mode, the






receiver and transmitter operate independently. Figure 42 presents a diagram depicting Normal Mode Operation.

Setting MR2n[7:6] = 01 places the channel in the Automatic Echo Mode, which automatically re-transmits the received data. Figure 44 presents a diagram depicting Automatic Echo Mode Operation. The following conditions apply while in this mode.





Actornatic Echo Mode Figure 44. A Block Diagram Depic

- Received data is transmitted on the channel's TXO output.
   The receiver must be enabled but the transmitter need not be enabled.
- 3. The channel's TXRDY and TXEMT inactive.
- 4. The received parity is checked but a not generated for transmission. Thus, transmitted parity as as received.
- 5. Character framing is check stop bits are transmitted as received.


- eceived break is echoed as received until the next
- CPU to receiver communications operates normally, but the CPU to transmitter link is disabled

Each QUART channel can be configured into one of two diagnostic modes.

### **Local Loopback Mode**

This mode is selected by setting MR2n[7:6] = 10. Figure 45 is a diagram depicting Local Loopback Mode operation.





The transmitter is enabled, but the received need not

6. CPU to transmitter and receiver communications



### **Remote Loopback Mode**

This mode is selected by setting MR2n[7:6] = 11. Figure 46 presents a diagram depicting Remote Loopback Mode operation.




Figure 46. A Block Diagram Depicting Tempte Loopback Mode

Note: The CPU has no access of the Serial Data during Pemore Coopback Mode.

In this mode;

- Received data is transmitted on the channel's TXDn output
- 2. Received data is not sent to the CPU and the status conditions are not checked.
- 3. Parity and framing (stop bits) are transmitted as received.
- 4. The receiver must be enabled.
- 5. The received break is echoed as received until the next valid start bit is detected.

### MR2n[5] - Transmitter Request-to-seng@ontrol

Ordinarily, the RTS (Request to Send) output is asserted or negated by invoking the "Set Output Port Bits Command" or "Clear Output Port Bits Command" in the appropriate manner, by the system software. However, setting MR2n[5] = 1 allows the Channel Transmitter to negate RTS automatically, one bit time after the characters in the TSR and THR have been transmitted and are now empty.

Figure 49 presents a diagram illustrate how a Transmitter-Controlled Request-to-Send configuration would function.

### MR2014] Clear to Send Control

It is bit is a 0, the channels -CTS input (IP0 for Channel R) IP for Channel B, IP8 for Channel C, or IP9 for Channel D) has no effect on the transmitter. If the bit is a ib, the transmitter will check the state of its -CTS input each time is it ready to send a character. If -CTS is low (or "true"), the character is transmitted. If -CTS is high (or negated), -TXD remains in the marking state and the transmission of the next character is delayed until -CTS goes low. Changes in the -CTS input while a character is being serialized do not affect transmission of that character. This phenomenon is further illustrated in Figure 47 and Figure 49.

### MR2n[3:0] - Stop Bit Length

This bit field programs the duration of the stop bits appended to each transmitted character. Stop bit duration of 9/16 to 1 bit time and 1 9/16 to 2 bit times, in increments of 1/16 bits can be programmed for character lengths of 6, 7 and 8 bits. For a 5 bit character, the stop bit duration can be programmed from 1-1/16 to 2 bit times.

If an external 1x clock is programmed for the transmitter clock (TXCn), MR2n[3] = 0 selects a stop bit duration of one bit time and MR2n[3] = 1 selects a duration of two bit times for transmission.





The receiver only checks for mark condition at the center of the first stop bit (that is, one bit time after the last data or parity bit is sampled) regardless of the programmed transmitted stop bit length. If the receiver does not sample a "mark" a "Frame Error" (FE) is flagged in the Status Register.

### G.4 Status Register, SRn

The channel Status Register provides the user with status on the RHR and THR (Receiver and Transmitter FIFOs, respectively); and serves to provide the CPU with a measure of the quality of the reception of data by the receiver. FIFO Status indicators are useful in polled systems and allows the CPU to check and see if the Transmitter is empty and/or is ready for data from the CPU. The FIFO Status indicators also indicate whether or not the RHR has a character, which is waiting to be read by the CPU, or is full and incapable of receiving any more characters without an overrun. The Transmitter and Receiver FIFO status indicators are located in the lower nibble of the Status Register.

The upper nibble of the Status Register alerts the user of any data reception errors. The bit-format of the Status Register and a discussion of each bit follows:

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Received Break	Framing Error	Parity Error	Overrun Error	TXEMT	TXYDY	FFULL	RXRDY
0 = No	0 = No	0 = No	0 = No	0 = No	<b>V</b> = <b>N</b> O	0 = No	0 = No
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 e Yes	1 = Yes	1 = Yes

Table 27. Status Register - SRA

### SRn[7] Received Break

This bit indicates that an all zero character of the programmed character length was received without a stop bit. Only a single FIFO position is occupied when at least half a bit time. This is defined as two successive edges of the internal or external 1x clock.

When this bit is set, the channel's "Charge In Break Status" bit in the ISR is set. The bit in the ISR is also set when the end of the break condition, asceting above, is detected.

The chip's break detect logic can detect break that begin in the middle of a character. Nowever, the break must persist until the end of the next character time in order for it to be detected.

If the Error Mode, of the channel, has been set to "Character" Mode, this bit only applies to the Character at the top of the RHR. This bit will be cleared if the RXDn input is brought to a logic "high" level, in the next character.

If the "Error" Mode has been set to "Block" mode, then this bit, once set will remain asserted until the "Reset Error Status" command has been invoked (please see Table 2). Please note that if the Error Mode is "Block" this bit, in the Status Register will remain set, for all subsequent characters, independent of the condition of theserectived characters, until the "Reset Error Status" command has been invoked.

### Skn | Prining Error

Milowing reception of the character bits, and any inhibited until the RXD line returns to the marking state for condition one hit-time following the least half a hit time. This is defined as his "mark" condition is the STOP bit. If the Receiver Odoes not detect a "mark" at this time, the bit is toggled "high" flagging the occurrence of a Frame Error (FE).

> If the Error Mode has been set to "Character" Mode, this bit only applies to the Character at the top of the RHR. If this bit is set for a given character, it will be cleared if the STOP bit is properly detected in the next character.

> If the "Error" Mode has been set to "Block" mode, then this bit, once set will remain asserted until the "Reset Error Status" command has been invoked (please see Table 2). Please note that if the Error Mode is "Block" this bit, in the Status Register will remain set, for all subsequent characters, independent of the condition of these received characters, until the "Reset Error Status" command has been invoked.

### SRn[5] Parity Error

This bit is set when the "With Parity" or "Force Parity" modes are programmed and if the corresponding character in the data FIFO was received with incorrect parity.





If the Error Mode has been set to "Character" Mode, this bit only applies to the Character at the top of the RHR. If this bit is set for a given character, it will be cleared if the received parity is correct in the next character.

If the "Error" Mode has been set to "Block" mode, then this bit, once set will remain asserted until the "Reset Error Status" command has been invoked (please see *Table 2*). Please note that if the Error Mode is "Block" this bit, in the Status Register will remain set, for all subsequent characters, independent of the condition of these received characters, until the "RESET ERROR STATUS" command has been invoked.

### SRn[4] Overrun Error

If set, this bit indicates that one or more characters in the received data have been lost, it is set upon receipt of a new character when the FIFO is full and a character is already in the RSR waiting for an empty FIFO position. When this occurs, the character in the RSR is overwritten.

Please note that unlike the Status Register bits for FE (Framing Error), PE (Parity Error) and RB (Received Break), the OE (Overrun Error) indicator is always flagged on a "Block" Error Mode basis. The OE condition is never flagged on a character-to-character basis, and only cleared when the "Reset Error Status" command is invoked.

### **SRn[3] Transmitter Empty (TXEMT)**

This bit is set when the transmitter underruns. It is after transmission of the last stop bit of a character and if there is no character in the THR or TSR awaiting transmission. This bit is cleared when the transmitter is disabled, or when the CPU writes a new character to the IPR.

### SRn[2] Transmitter Ready (TXRVY)

This bit, when set, indicates that the THR's empty and ready to accept a character from the OU. The bit is cleared when the CPU writes a new character to the THR, and is set when that character is transferred to the TSR. TXRDY is set when the transmitter is initially enabled and is reset when the transmitter is disabled. Characters loaded into the THR while the transmitter is disabled will not be transmitted.

### SRn[1] FIFO Full (FFULL)

This bit is set when a character is transferred from the RSR to the RHR and the transfer causes it to become full,

i.e., all three FIFO positions are occupied. It is reset when the CPU reads the RHR. If a character is waiting in the RSR because the FIFO is full, FFULL will not be reset when the CPU reads the RHR.

### SRn[0] Receiver Ready (RXRDY)

This bit indicates that at least one character has been received and is waiting in the FIFO to be read by the CPU. It is set when a character is transferred from the RSR to the RHR and is cleared with the CPU reads the last character currently stored in the FIFO.

Please note that some of the conditions that are flagged by the Status Register can also be programmed to generate an Interrupt Register to the CPU. However, there are some conditions that are flagged by the Status Register that cannot be programmed to generate an Interrupt. These canditions are listed below:

- SRn[6] Framing Error
- SR(6) (Parity Error
- Mn[40 Overrun Error

Therefore, it system level error-checking is not employed, the user is ecommended to validate each character by checking the Status Register.

### H. pecial Modes Of Operation

### H.1 RTS/CTS Handshaking

The QUART can be programmed to support RTS/CTS Handshaking, as a means of data flow control with other devices. This section will describe a couple of options that the QUART allows the user in implementing RTS/CTS Handshaking. Specifically, these options are:

- Receiver-Controlled RTS/CTS Handshaking
- Transmitter-Controlled RTS/CTS Handshaking

### H.1.1 Receiver-Controlled RTS/CTS Handshaking

In this mode, the Receiver has the ability to automatically negate the RTS output (to the Transmitting device). Specifically, this mode allows the Receiver to negate the RTS signal if its RHR is full; and, is thereby, very effective in preventing Receiver Overrun Errors. *Figure 47* presents a diagram of an example illustrating the operation of the Receiver-Controlled RTS configuration.






Figure 47. Block Diagram and Timing Scauence of two QUARTs connected in the Receiver-RTS Controlled Configuration

Figure 47 shows two QUART devices, a "Receiving Device" and a "Transmitting Device". These devices are labeled such because of their role in this example transfer of data between them. This example is going to ignore, for the time being, the fact that the "Receiving Device" has a transmitter and that the "Transmitting Device" has a receiver. Further, this example, is using Channel of the "Receiving Device" and Channel of the "Transmitting Device".

The example starts with the assumption that the "Receiving Device" has been programmed such that MR1A[7] = 1. According to Section G.3, this results in programming the "Receiving Device" for Receiver RTS Control. Additionally, the "Transmitting Device" has been programmed such that MR2B[4] = 1. According to Section G.3, the Transmitter of Channel B of the "Transmitting Device" has now been programmed to be under -CTSB input control. In this example, the "Receiving Device" controls the -RTSA output signal. This output signal is fed directly into the -CTSB input of the Transmitting Device.

THRA of the "Receiving Device" is full (as depicted by the FFULLA output being at a logic "high"), -RTSA will automatically be negated by virtue of the Receiver Controlled RTS features. Consequently, the Channel B Transmitter of the "Transmitting Device" will have its -CTSB input negated and will not be permitted to transmit any data to RXDA of the "Receiving Device".

If the CPU reads (or "pops") the RHRA of the Receiving Device, RHRA will no longer be full, and the FFULLA indicator will toggle false. In this case, the FFULLA indicator is connected to some input port of the CPU. In response to the FFULLA toggling false, the CPU would interpret this "negative-edge" of FFULLA as an Interrupt Request. The CPU would service this "Interrupt" by "writing" [D7,...,D0] = [0, 0, 0, 0, 0, 0, 0, 1] to QUART address 0E. This action executes the "Set Output Port Bits # 1COMMAND" and causes OPR1[0] to toggle "high" and Output Port pin OP0 (or -RTSA) to toggle "low". Consequently, -RTSA is now asserted.

With the -RTSA output of the "Receiving Device" being asserted the -CTSA input of the "Transmitting Device" is



now asserted, as well and data transmission from the "Transmitting Device" to the "Receiving Device" is now permitted.

Figure 47 shows the RXDA input receiving data after -RTSA has been asserted. However, in this example, this newly received character now causes RHRA of the "Receiving Device" to be full. The FFULLA indicator status is now asserted and RTSA (of the "Receiving

Device") is now automatically negated via the Receiver control over the RTS signal. Therefore, transmission from Channel B of the Transmitting Device is, once again, inhibited.

Figure 48 presents a flow diagram illustrating an algorithm that could be used in implementing the Receiver-Controlled RTS/CTS Handshaking Mode.




Figure 48. A Flow Diagram Depicting An Algorithm That Could Be Used to Apply The Receiver-controlled RTS/CTS Handshaking Mode



# H.1.2 Transmitter-Controlled RTS/CTS Handshaking

In this mode, the Transmitter now has the ability to negate

the RTS output (to the Receiving Device). Specifically, this mode allows the Transmitter to negate the RTS signal, one bit period after emptying its THR and TSR.




Figure 49. Block Dagram and Timing Sequence of Two QUARTs Connected in the Transmitter-RTS Controlled Configuration

Figure 49 shows two QUART devices, one labeled "Transmitting Device" and the other, "Receiving Device". This example starts with the assumption that the "Transmitter Device" has been programmed such that MR2A[5] = 1, which results in programming the "Transmitting Device" for Transmitter-RTS Control. This example further assumes that the "Transmitting Device" has been programmed such that MR2A[4] = 1. According to Section G.3, the Transmitter of Channel A of the "Transmitting Device" has now been programmed to be under -CTSA input control

In the case of the "Receiving Device", IP2 (RTS-in) has been programmed to generate an "Input Port Change of State" interrupt request to the CPU. The firmware for the Interrupt Service Routines is written such that if the IP2 input were to change and IPCR[2] = 0, the CPU would "write" [D7,..., D0] = [0, 0, 0, 0, 1, 0, 0, 0] to QUART address 0E. In this step, the Interrupt Service Routine would invoke the "SET OUTPUT PORT BITS #1 COMMAND", and in the process toggle OPR1[3] to a logic "high" and the Output Port pin, OP3, (CTS-out) to a logic "low". This would, in turn, assert the -CTSA input of the





"Transmitting Device" and allow it to transmit data to the "Receiving Device".

Once Channel A Transmitter has emptied both its THR and TSR of data, it will negate the -RTSA output, via the "Transmitter-RTS Control" feature. When the -RTSA output the "Transmitting Device" is toggled "high", the IP2 (RTS-in) is also toggled "high", thereby generating another "Input Change of State" interrupt request to the CPU. With IPCR1[2] = 1, the likely Interrupt Service Routine would be to "Write" [D7,..., D0] = [0, 0, 0, 0, 1, 0, 0, 0] to QUART address 0F. In this step, the Interrupt Service Routine would invoke the "CLEAR OUTPUT

PORT BITS # 1 COMMAND", and in the process toggle OP3 (CTS-out) "high". This would in turn negate the -CTSA input of the "Transmitting Device" and inhibit the transmission of data from the Channel A of the "Transmitting Device".

Figure 50 presents a Flow Diagram which depicts an Algorithm that could be used to implement the Transmitter-Control RTS/CTS Handshaking Mode. Please note that the shaded block pertain to occurrences within the "Receiving Device". Whereas the "White" block pertain to operation within the "Transmitting Device."




Figure 50. A Flow Diagram depicting an Algorithm That Could Be Used to Realize the Transmitter-Controlled RTS/CTS Handshaking Mode




### H.2 Multi-drop (8051 9 bit) Mode.

Each serial channel of the QUART can be configured to operate in a wake up mode useful for multi-drop or multiprocessor applications. This section will first present the concept of the Multi-Drop Mode. Afterwards, the function and procedure of operating the QUART in the Multi-Drop mode is discussed below.

### H.2.1 Concept of Multi-Drop Mode

This mode is compatible with the serial "Nine bit Mode" of 8051 family microcomputers. In this mode of operation a "master station", connected to a maximum of 256 slave station is possible, as depicted in *Figure 51*.






Figure 52. Bit Format of Character Data Being Transmitted in the Multi-Drop Mode

The "Master Station" communicates to the "Slave Stations" by transmitting a character (typically a byte) with an "Address/Data" bit flag appended to the end of the character. This typically results in nine bits of being transmitted for every character byte, as presented in Figure 52.

When the "Master Station" wants to transmit a block of data to one of several slaves, it first sends out an Address byte that identifies the "Target Slave". An address byte differs from a data byte in that the ninth bit is a "1" in an Address Byte and a "0" in a Data Byte.

An Address Byte, however, interrupts all "Slaves" so that each can examine the received byte to test if it (the individual slave devices is bong addressed. The receiver of the addressed slave will be enabled and will prepare for reception of the data byes that follows. The slaves that were not addressed will leaves their Receivers disabled. and will commue tignore the data bytes that follows. They will be interrepted again when the next address byte is transitated to the "Master Device".

### Multi-Drop Operation

dven bannel, within the QUART is programmed into mode a transmitted character consists of a START bit, the programmed number of data have (QD) flag bit; and the programmed STOP bit length. A/D 0 indicates that the character is data, while A/D = 1 identifies it as an address.

### **Transmitter Operation During Multi-Drop Mode**

The user/CPU controls the state of the transmitted character by programming MR1n[2] of the channel prior to loading the data bits into the THR. Setting MR1n[2] = "0" results in A/D = "0" and setting MR1n[2] = "1" results in A/D = "1". Figure 53 presents a procedural flow diagram for transmitting characters (Address or Data), while in the Multi-Drop Mode.




Figure 53. A F Diagram Depicting a Procedure that Can Be Used to Transmit Characters in the Multi-Drop Mode

### **Receiver Operation During Multi-Drop Mode**

When a channel has been programmed into the Multi-Drop Mode, and the Receiver has been disabled (a typical configuration), the Receiver will load a character into the RHR and set the RXRDY indicator (and/or interrupt) if the A/D bit is "1" (Address flag). However, the character will be discarded if its A/D bit is "0" (Data flag). Therefore, in response to the RXRDY indicator, the CPU should then read the received character and determine if

the address that it represents matches that of the CPU. If the addresses do match, (indicating that it is the Target Slave), then the CPU should enable the Receiver, in preparation for the subsequent blocks of data.

Once the Receiver has been enabled the Receiver Serial Data will be processed as in Normal Operation. The received characters are accessible to the CPU by reading the RHR. The state of the A/D flag bit is available at SRn[5], the Status Register bit normally used to indicate





"Parity Error". Therefore, in conjunction with receiver each new character, the CPU should continue to monitor SRn[5] in order to verify that it is a "0" (Data characters).

Once the "Target CPU" detects a new address character, SRn[5] ="1", it should compare this address with its own. If the addresses do not match, then this CPU is not the intended recipient of the next block of data, and now should disable the Receiver. Figure 54 presents a flow diagram depicting a recommended procedure for handling received characters while in the Multi-Drop Mode.




Figure 54. eive Characters in the Multi-Drop Mode

### H.3 Standby Mode

The QUART may be placed in a standby mode to conserve power when its operation is not required. Upon reset, the QUART will be in the "Active Operation" mode. A "Set Standby Mode" command issued via the channel A Command Register disables all clocks on the device except for the crystal oscillator, which significantly reduces the operating current. In this mode that only functions which will operate correctly are reading the input port, writing the output port and the "Set Active

Mode" command. The latter, also invoked via the Channel A Command register, restores the device to normal operation within 25 s. Resetting the transmitters and receivers and writing 00h into both of the IMRs (Interrupt Mask Registers) before going into the Standby mode is recommended to prevent any spurious interrupts from being generated. The chip should be reprogrammed after the "Set Active Mode" command since register contents are not guaranteed to remain stable during the standby mode. Active operation can also be restored via hardware reset.





## I. COMMENTS ABOUT THE XR82C684 IN 44 PIN PLCC

Much of this data sheet discussed features which are available to the QUARTs which are packaged in the 68 pin PLCC. However, because of the reduced number of pins the QUARTs in the 44 pin package do not have the following features.

- The ability to apply external clock signals into the Timing Control Block (other than the X1/CLK pin).
- The ability to configure some the Output Ports to function as the TXRDY and RXRDY/FFULL indicators

### J. PROGRAMMING

Operation of the QUART is programmed by writing control words into the appropriate registers, while operational feedback is provided by status registers

which can be read by the CPU. Register addressing is shown in *Table 1*.

A hardware reset clears the contents of the SRn, IMRs, ISRs, OPRs, and OPCRs registers and initializes the IVRs to 0F<sub>16</sub>. During operation, care should be exercised if the contents of control registers are to be changed, since certain changes may result in improper operation. For example, changing the number of bits per character while data is being received may result in reception of erroneous character. In general, changes to registers which control receiver or transmitter operation should be made only while the transmitter or receiver are disabled, and certain changes to the ACRs should be made only when the C/T's are stopped

Mode, command, whick spect, and status registers are duplicated for each channel to provide total independent operation. NO MG summarizes the bit assignments for each register.

					<b>4</b> •	- 4			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 8	<b>3</b>	0	Bit 2	Bit 1	Bit 0
Rx RTS Con- trol	Rx Int Select	Error Mode	•	Mode Nect	9		Parity Select	Number of	Bits/Char.
0 = No	0=RXRDY	0= Char.	00 = Wi	th Parity		7	0 = Even	00	= 5
1 = Yes	1=FFULL	1= Block	01 = For	e Party	S		1 = Odd	01	= 6
			10 =	o Panty	J.			10	= 7
			11 = Wulti-	Doo Mode				11	= 8

Table 28. Mode Registers 1 MRA, MR1B, MR1C, MR1D

Bit 7	Bit 6	Bit 5	BiO	Bit 3	Bit 2	Bit 1	Bit 0					
Chanr	nel Mode	Tx RTS Control	CTS Enable Tx	Stop Bit Length								
00 =	Normal	0 = No	Ø= N€	0h = 0.563 8h = 1.563		1.563						
01 = A	uto Echo	1 = Yes	1 = <b>\tes</b>	1h =	0.625	9h = 1.625						
10 = Lo	ocal Loop	100 40	dia	2h = 0.688		Ah = 1.688						
11 = Re	mote Loop	7, 79,	9, I	3h = 0.750 Bh =		Bh =	1.750					
				4h =	0.813	Ch =	1.813					
				5h =	0.875	Dh =	1.875					
				6h = 0.938		Eh =	Eh = 1.938					
				7h =	1.000	Fh =	2.000					

Table 29. Mode Register 2: MR2A, MR2B, MR2C, MR2D

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Receiver C	lock Select		Transmitter Clock Select					
	See 7	able 6			See T	able 6			

Table 30. Clock Select Registers: CSRA, CSRB, CSRC, CSRD





Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Miscellaneou	s Commands	nds Enable/Disable Tx Enable/Disable				isable Rx	
	See Text in Section B.2.				Change	00 = No Change		
					able Tx	01 = Enable Tx		
				10 = Dis	sable Tx	10 = Disable Tx		
				11 = Not	Allowed	11 = Not	Allowed	
				(Do Not Use) (Do Not U			ot Use)	

Table 31. Command Registers: CRA, CRB, CRC, CRD

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Received Break	Framing Error	Parity Error	Overrun Error	TXEMT	TXRDY	FFULL	RXRDY
0 = No	0 = No	0 = No	0 = No	0 = No	0 = 10	0 = No	0 = No
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 ≟ Yes	1 = Yes	1 = Yes

Table 32. Status Registers: SRA, SRB, SRC, SRIC

Bit 7	Bit 6	Bit 5	Bit 4	Bit 2	Bit 1 Bit 0
OP7	OP6	OP5	OP4	OP3	OP2
0=OPR1[7]	0=OPR1[6]	0=OPR1[5]	0=OPR1[4]	<b>3</b> 00 = <b>O</b> PR1[3]	00 = OPR1[2]
1=TXRDYB	1=TXRDYA	1=RXRDY/	1=RXRDY/	01 → C/7 #1 Output	01 = TXCA (16X)
		FFULLB	FFULLA	00 = COB (1X)	10 = TXCA (1X)
				11(= RXCB (1X)	11 = RXCA (1X)

Table 33. Output Port Configuration Register 1: OPCR1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OP7	OP6	OP5	OP4	OF	23	OI	22
0=OPR2[7]	0=OPR2[6]	0=OPR2[5]	0=OND2[4]	00 = OPR2[3]		00 = OPR2[2	]
1=TXRDYD	1=TXRDYC	1=RXRDY/	1 XRDY/	01 = C/T #2 C	Dutput	01 = TXCC (	16X)
		FFULD	<b>F</b> ULLC	10 = TXCD (1	X)	10 = TXCC (	IX)
		2 5 3		11 = RXCD (1	X)	11 = RXCC (	IX)
	AN AN	e xo an					

Table 30 Output Port Configuration Register 2: OPCR2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRG Set Select	Counter/Ti	mer #1 Mode a	nd Source	Delta IP3 Interrupt	Delta IP2 Interrupt	Delta IP1 Interrupt	Delta IP0 Interrupt
0 = Set1	See Table 13			0 = OFF	0 = OFF	0 = OFF	0 = OFF
1 = Set2				1 = ON	1 = ON	1 = ON	1 = ON

Table 35. Auxiliary Control Register 1: ACR1





Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRG Set Select	Counter/Timer #2 Mode and Source		Delta IP11 Interrupt	Delta IP10 Interrupt	Delta IP9 Interrupt	Delta IP8 Interrupt	
0 = Set1	See Table 13A			0 = OFF	0 = OFF	0 = OFF	0 = OFF
1 = Set2				1 = ON	1 = ON	1 = ON	1 = ON

Table 36. Auxiliary Control Register 2: ACR2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Delta IP3	Delta IP2	Delta IP1	Delta IP0	IP3	IP2	IP1	IP0
0 = No	0 = No	0 = No	0 = No	0 = Low	0 = Low	0 = Low	0 = Low
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = High	1 = High	1 = High	1 = High

Table 37. Input Port Configuration Register 1, IPCR1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Delta IP11	Delta IP10	Delta IP9	Delta IP8	IP11	IE3	IP9	IP8
0 = No	0 = No	0 = No	0 = No	0 = Low	0 = Low	0 = Low	0 = Low
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = High	1—High	1 = High	1 = High

Table 38. Input Port Configuration Register 2, IPCR2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 💞	Dit 2	Bit 1	Bit 0
Input Port Change	Delta Break B	RXRDY/ FFULLB	TXRDYB	Counter (1) Ready	Delta Break A	RXRDY/ FFULLA	TXRDYA
0 = No	0 = No	0 = No	0 = No	SON <del>O</del>	0 = No	0 = No	0 = No
1 = Yes	1 = Yes	1 = Yes	1 = Yes	1 = Xes	1 = Yes	1 = Yes	1 = Yes

Table 39. Interrup Status Register 1, ISR1

Bit 7	Bit 6	Bit 5	18it 4. V	Bit 3	Bit 2	Bit 1	Bit 0
Input Port Change	Delta Break D	RXRDY/O FFULL	Ø XRIOD Ø	Counter #2 Ready	Delta Break C	RXRDY/ FFULLC	TXRDYC
0 = No	0 = No	0 = No 6	0 700	0 = No	0 = No	0 = No	0 = No
1 = Yes	1 = Yes	1 Ves	Yes	1 = Yes	1 = Yes	1 = Yes	1 = Yes

Interrupt Status Register 2, ISR2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Input Port Change	Delta Break B	RXRDY/ FFULLB	TXRDYB	Counter #1 Ready	Delta Break A	RXRDY/ FFULLA	TXRDYA
0 = Off	0 = Off	0 = Off	0 = Off	0 = Off	0 = Off	0 = Off	0 = Off
1 = On	1 = On	1 = On	1 = On	1 = On	1 = On	1 = On	1 = On

Table 41. Interrupt Mask Register 1, IMR1





Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Input Port Change	Delta Break D	RXRDY/ FFULLD	TXRDYD	Counter #2 Ready	Delta Break C	RXRDY/ FFULLC	TXRDYC
0 = Off	0 = Off	0 = Off	0 = Off	0 = Off	0 = Off	0 = Off	0 = Off
1 = On	1 = On	1 = On	1 = On	1 = On	1 = On	1 = On	1 = On

Table 42. Interrupt Mask Register 2, IMR2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C/T(15)	C/T(14)	C/T(13)	C/T(12)	C/T(11)	C/T(10)	C/T(9)	C/T(8)

Table 43. Counter/Timer Upper Byte Register, CTUR (applies to CTUR1 and CTUR2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 25	Bit 1	Bit 0
C/T(7)	C/T(6)	C/T(5)	C/T(4)	C/T(3)	C/(1/2)	C/T(1)	C/T(0)

Table 44. Counter/Timer Lower Byte Register, CTLR (applies to LR1 and CTLR2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	eit 2	Bit 1	Bit 0
IVR(7)	IVR(6)	IVR(5)	IVR(4)	IVR(3)	VIVR(2)	IVR(1)	IVR(0)

Table 45. Interrupt Vector Register: IVR applies to IVR1 and IVR2)




Figure 55. In and Output Levels for Timing Measurements

**Note:** AC testing inputs are driven at 0.4V for a logic "0" and 2.4V for a logic "1" except for -40 to 85°C and -55 to 125°C, logic "1" shall be 2.6V. Timing measurements are made at 0.8V for a logic "0" and 2.0V for a logic "1".








Figure 57. XR82C684 Read and Write Cycle Timing (88 Mode)









Figure 60. XR82C684 Write Cycle Timing (68 - Mode)






Figure 62. Port Timing






Figure 63. Interrupt Timing






Figure 64. Clock Timing





# 44 LEAD PLASTIC LEADED CHIP CARRIER (PLCC)

Rev. 1.00



Note: The control dimension is the inch column

0.025




0.64

1.14

0.045



# 68 LEAD PLASTIC LEADED CHIP CARRIER (PLCC)



		<u> </u>			
	NCHES		MILLIMETERS		
SYMBO	MIN	MAX	MIN	MAX	
A	0.165	0.200	4.19	5.08	
A <sub>1</sub> Q°	0.090	0.130	2.29	3.30	
W <sub>2</sub> V	0.020		0.51		
В	0.013	0.021	0.33	0.53	
B <sub>1</sub>	0.026	0.032	0.66	0.81	
С	0.008	0.013	0.19	0.32	
D	0.985	0.995	25.02	25.27	
D <sub>1</sub>	0.950	0.958	24.13	24.33	
D <sub>2</sub>	0.890	0.930	22.61	23.62	
D <sub>3</sub>	0.800 typ.		20.32 typ.		
е	0.0	50 BSC	1.27 BSC		
H1	0.042	0.056	1.07	1.42	
H2	0.042	0.048	1.07	1.22	
R	0.025	0.045	0.64	1.14	

Note: The control dimension is the inch column

# or products mentioned in this ctured of products in the indicate of the indica

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAP Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under my patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific appulation. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1999 EXAR Corporation

Datasheet September 1999

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.