XRT59L91



Single-Chip E1 Line Interface Unit

October 1999-1

FEATURES

- Complete E1 (CEPT) line interface unit (Transmitter and Receiver)
- Generates transmit output pulses that are compliant with the ITU-T G.703 Pulse Template for 2.048Mbps (E1) rates
- On-Chip Pulse Shaping for both 75Ω and 120Ω Line Drivers
- Receiver can either be transformer or capacitively-coupled to the line
- Detects and Clears LOS (Loss of Signal) per ITU-T G.775
- Compliant with the ITU-T G.823 Jitter Tolerance Requirements
- Compliant with the ITU-T G.703 EOS Overvoltage protection requirements

- Supports both Local- and Remote-Loop back Operations
- Logic Inputs accept either 3.3V or 5.0V levels
- Operates over the Industrial Temperature Range
- Ultra Low Power Dissipation
- +3.3V Supply Operation

APPLICATIONS

- PDH Multiplexers
- SDWMukidexers
- Agita Cross-Connect Systems

DEO (Digital European Cordless Telephone)

Base Stations

CSD/DSU Equipment.

Cst Equipment

GENERAL DESCRIPTION


The XRT59L91 is an optimized single-corp and optimized single-corp and optimized using low power, 3.3V CMOS technology. The LIU (Consists of both a Transmitter and a Receiver function. The Transmitter accepts a TTL or CMOS evel signal from the Terminal Equipment; and outputs his data to the line via bipolar pulses that are compliant to the TU-T G.703 pulse template for E1. The Receiver accepts an attenuated bipolar line signal from the remote terminal equipment) and outputs this data to the (near-end) terminal equipment via CMOS evel signals.

The receiver input can be transformer or capacitively-coupled to the line. The receiver input is transformer-coupled to the line, using the 2:1 step-down transformer. The transmitter is coupled to the line using a 1:2 step-up transformer. This same configuration is applicable for both balanced (120Ω) and unbalanced (75Ω) interfaces.

ORDERING INFORMATION


Part No.	Package	Operating Temperature Range
XRT59L91ID	16 LD JEDEC SOIC (300 mil)	-40°C to +85°C







PINCONFIGURATION



PIN DESCRIPTION

Pin#	Symbol	Туре	Description			
1	TxClk		Transmitter Class Input:			
		duct l	If the user operates the LIU in the "clocked" mode, then the "Transmit Section" of the LIU will use the falling edge of this signal to sample the data at the TxPOS and TxNEG input pins. Note: The user operates the LIU in the "clockless" mode, then the Terminal Equipment should not apply a clock signal to this input pin.			
2	TxPOS	6. 8.	Transmit – Positive Data Input:			
	The	orogher as	The exact signal that should be applied to this input pin depends upon whether the user intends to operate the "Transmit Section" (of the device) in the "Clocked" or "Clockless" Mode.			
			Clocked Mode -			
			The Terminal Equipment should apply bit-wide NRZ pulses on this input pin, whenever the Terminal Equipment needs to transmit a "positive-polarity" pulse onto the line via TTIP and TRing output pins. The XRT59L91 device will sample this input pin upon the falling edge of the TCLK signal.			
			Clockless Mode -			
			The Terminal Equipment should apply RZ pulses to this input pin, anytime the Terminal Equipment needs to transmit a "positive-polarity" pulse onto the line via TTIP and TRing output pins.			



PIN DESCRIPTION

Pin#	Symbol	Туре	Description
3	TxNEG	I	Transmit – Negative Data Input:
			The exact signal that should be applied to this input pin depends upon whether the user intends to operate the "Transmit Section" (of the device) in the "Clocked" or "Clockless" Mode.
			Clocked Mode - The Terminal Equipment should apply bit-wide NRZ pulses on this input pin, whenever the Terminal Equipment peeds to transmit a "negative-polarity" pulse onto the line in TIP and TRing output pins. The XRT59L91 device will cample this input pin upon the falling edge of the TClk signal.
			Clockless Mode - The Terminal Equipment should peply RZ pulses to this input pin, anytime the Terminal Equipment needs to transmit a "negative-polarity" pulse onto the line via TTIP and TRing output pins.
4	LLoop	ı	Local Loopback Input Shect This input pin perhits the u.G. to configure the XRT59L91 device to operate in the "Local Loopback" Mode; in order to support Diagnostic Operations.
			When the XRT9L9 (device is operating in the Local Loopback Mode then NIP and TRing output signals will be (internally) routed to PIP and RRing input signals.
		odi	Setting his input pin "high" configures the XRT59L91 device to operate in the "Local Loopback" Mode. Setting this input pin "low" configures the XRT59L91 device to operate in the "Normal" Mode.
		he data	Note: Pulling both the "LLoop" and "RLoop" input pins to VDD, singulation singulations will cause the XRT59L91 device to operate in the "Incident Test" Mode. In this mode, all output pins will be tri-stated.
5	RLoop	, go sur	Remote Loopback Input Select: This input pin permits the user to configure the XRT59L91 device to operate in the "Remote Loopback" Mode; in order to support Diagnostic Operations.
			When the XRT59L91 device is operating in the Remote Loopback Mode, then the RxPOS and RxNEG output pins will be (internally) routed to the TxPOS and TxNEG input pins.
			Setting this input pin "high" configures the XRT59L91 device to operate in the "Remote Loopback" Mode. Setting this input pin "low" configures the XRT59L91 device to operate in the "Normal" Mode.
			Note: Pulling both the "LLoop" and "RLoop" input pins to VDD, simultaneously, will cause the XRT59L91 device to operate in the "In-Circuit Test" Mode. In this mode, all output pins will be tri-stated.



PIN DESCRIPTION

Pin#	Symbol	Туре	Description
6	RxPOS	0	Receive Positive Pulse Output:
			This output pin will pulse "high" whenever the XRT59L91 device has received a "Positive Polarity" pulse, in the incoming line signal, at RTIP/RRing inputs.
7	RxNEG	0	Receive Negative Pulse Output: This output pin will pulse "high" whenever the XRT59L91 device has received a "Negative Polarity" pulse, in the incoming line signal, at RTIP/RRing inputs.
8	RxLOS	0	Receive Loss of Signal Gutput Indicator: This output pin toggles "high" in the XRT59L91 device has detected a "Loss of Signal" condition in the incoming line signal.
9	RTIP	I	Receive TIP Input This input pin, along with RRing is used to receive the bipolar line signal from the Remove E1 Terminal".
10	RRing	I	Receive Register. This input pin, along with RTIP is used to receive the bipolar line signal from the "Remote E1 Terminal".
11	RVSS	-	Receiver Ground Pin
12	RVDD	-	Receiver Rower Supply Pin: 3.3V ± 5%
13	TTIP	duck	Canse t TIP Output: Othe OT59L91 device will use this pin, along with TRing, to transmit a hoolar line signal, via a 1:2 step-up transformer.
14	TVDD	dio the	Transmitter Power Supply Pin: 3.3V ± 5%
15	TRing	day of the	Transmit Ring Output: The XRT59L91 device will use this pin, along with TTIP, to transmit a bipolar line signal, via a 1:2 step-up transformer.
16	TVSS	' O' -	Transmitter Ground Pin



ACELECTRICAL CHARACTERISTICS 25°C

Unless otherwise specified: $T_A = V_{DD} = 3.3V \pm 5\%$, unless otherwise specified.

Parameter	Symbol	Min	Тур	Max	Unit
TClk Clock Period	T1	-	488	-	ns
TClk Duty Cycle	T2	47	50	53	%
Transmit Data Setup Time	TSU	50	-	-	ns
Transmit Data Hold Time	THO	30	-	-	ns
Transmit Data Prop. Delay Time	T3				
- RZ data Mode		-	50	- ,	ns
- NRZ data Mode (clock mode)		-	50	- 1	
TClk Rise Time(10%/90%)	TR	-	-	40	ns
TClk Fall Time(90%/10%)	TF	-	-	40	ns
Receive Data Rise Time	Rtr	-	- (40(0	ns
Receive Data Fall Time	Rtf	-	- 0		ns
Receive Data Prop. Delay	Rpd	-	160	₹ 0.	ns
Receive Data Pulse Width	Rxpw	210	244	450	ns

DC ELECTRICAL CHARACTERISTICS 25°C

Unless otherwise specified: T_A=-, V_{DD}=3.3V±5%, unless otherwise specified.

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	V _{DD}	£	3.3	3.46	V
Input High Voltage	V	○ 2.0	-	5.0	V
Input Low Voltage	V _I L C	-0.5	-	0.8	V
Output High Voltage @ I _{OH} = -4mA	OH	0.4	-	-	V
Output Low Voltage @ I _{OL} = 4mA		& -	-	0.4	V
Input Leakage Current	No X				
(except Input pins with pull-up rentor	8 2	-	-	± 10	μΑ
Input Capacitance	CI	-	5.0	-	pF
Output Load Capacitance	C C∟	-	-	25	pF

Power Consumption including the the power dissipation, tranmission and receive paths all active Unless otherwise specified: $T_A = 10$ to 85°C, $V_{DD} = 3.3V \pm 5\%$, unless otherwise specified.

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Power Consumption	PC	-	130	145	mW	75Ω load, operating at 50% Mark Density
Power Consumption	PC	-	115	130	mW	120 Ω load, operating at 50% Mark Density
Power Consumption	PC	-	170	185	mW	75Ω load, operating at 100% Mark Density
Power Consumption	PC	-	140	155	mW	120 Ω load, operating at 100% Mark Density
Power Consumption	PC	-	25	30	mW	Transmitter in Powered- down mode



RECEIVER ELECTRICAL CHARACTERISTICS

 T_A =-40 to 85°C, V_{DD} =3.3V±5%, unless otherwise specified.

Parameter	Min	Тур	Max	Unit	Test Conditions
Receiver Loss of Signal:					
Threshold to Assert	12	20	-	dB	Cable attenuation @ 1024KHz
Threshold to Clear	11	15		dB	
Time Delay	10	-	255	bit	per ITU-G.775
Hysteresis	-	5	-	dB	
Receiver Sensitivity	11	13	-	dB	Below nominal pulse amplitude of 3.0V
					for 120Ω and $2.37V$ for 75Ω applications.
					With -18 interference signal added.
Interference Margin	-18	-14	-	dB	with 64B cable loss
Input Impedance	-	5	-	ΚΩ	
Jitter Tolerance:				6	400
20Hz	10				
700Hz	5	-	- •.	Ulpp	
10KHz —100KHz	0.3		18	100	
Return Loss:			Col.	0	
51KHz —102KHz	14	-	6.7	dB	
102KHz—2048KHz	20		3 20	OH5	per ITU-G.703
2048KHz—3072KHz	16	- <mark>.</mark> Č		MB	

TRANSMITTER ELECTRICAL CHARACTER TICS T_A =-40 to 85°C, V_{DD} =3.3V±5%, unless otherwise specified.

Parameter	Min	, M	Max	Unit	Test Conditions
AMI Output Pulse Amplitude:	0	Ó			
75 Ω Application	2 .13.	2.37	2.60	V	Use transformer with 1:2 ratio
120Ω Application	2.70	3.00	3.30		and 9.1Ω resistor in series
100 10	300				with each end of primary.
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	1.00	1.05	-	per ITU-G.703
Output Pulse Amplitude Ration	0.95	1.00	1.05	-	per ITU-G.703
Output Return Loss:					
51KHz —102KHz	10	-	-	dB	
102KHz—2048KHz	16	-	-	dB	per ETSI 300 166 and CH PTT
2048KHz—3072KHz	12	-	-	dB	

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to + 150°C Operating Temperature · · · · · · · · -40°C to +85°C

XRT59L91



SYSTEM DESCRIPTION

The XRT59L91 device is a single channel E1 transceiver that provides an electrical interface for 2.048Mbps applications. XRT59L91 includes a receive circuit that converts an ITU-T G.703 compliant bipolar signal into a TTL compatible logic levels. Each receiver also includes an LOS (Loss of Signal) detection circuit. Similarly, in the Transmit Direction, the Transmitter converts TTL compatible logic levels into a G.703 compatible bipolar signal. The Transmitter may be operated in either a "Clocked" or "Clockless" Mode.

The XRT59L91 device consists of both a Transmit Section and a Receive Section; each of these sections will be discussed in detail below.

1.0 The Transmit Section

In general, the purpose of the "Transmit Section" (within the XRT59L91 device) is to accept TTL/CMOS level digital data (from the Terminal Equipment), and to encode it into a format such that it can:

- Be efficiently transmitted over coaxial- or to steed pair cable at the E1 data rate; and
- Be reliably received by the Remote Terminal Equipment at the other end of the 1 data link
- 3. Comply with the ITU-T G.703 pulse template requirements, for E1 applications.

The circuitry that the Transmit Section within the XRT59L91 device) uses to accomplish this goal is discussed below. The Transmit Section of the XRT59L91 device consists of the following blocks:

- Transmit Input Interface
- Pulse Shaping Block

1.1 The Transmit Input Interface

The Transmit Input Interface accepts either "clocked" or "clockless" data from the Terminal Equipment. The manner in which the Terminal Equipment should apply data to the XRT59L91 device depends upon whether the device is being operated in the "clocked" or "clockless" mode.

1.2.1 Operating the Transmitter in the Clocked Mode

The user can configure the XRT59L91 device to operate in the "Clocked" mode by simply applying a 2.048MHz clock signad to the TxClk" input pin. The XRT59L91 device contains detection circuitry that sense activity on the "TxClk" line, then the XRT59L91 will automatically be operating in the "Clocked" Mode.

In the Clocked Mode, a 2.048 mHz clock should be applied by TxClk input pin and NRZ data at the TxPOS and TxNEG input pins. The "Transmit Input Interface" birgut will sample the data, at the TxPOS and TxNEG input pins, upon the falling edge of TxClk, as illustrated below.






Figure 2. Illustration on how the XRT59L91 Device Samples the data on the TXPOS and TXNEG input line.

In general, if the XRT59L91 device samples a "1" on the TxPOS input pin, then the "Transmit Section" of the device will ultimately generate a positive polarity pulse via the TTIP and TRing output pins (across a 1:2 transformer). Conversely, if the XRT59L91 device samples a "1" on the "TxNEG" input pin, then the "Transmit Section" of the device will ultimately generate a negative polarity pulse via the TTIP and TRing output pins (across a 1:2 transformer).

1.2. Operating the Transmitter in the "Gockless" Mode

The user can configure the XRT59L91 device to operate. The "Clockless" mode by doing the following:

ot applying a clock signal to the TXClk input, and either pulling this pin to VDD or letting it float.

 By applying RZ (Return to Zero) data to the TxPOS and TxNEG input pins, as illustrated below.




Figure 3. Illustration on how the Terminal Equipment should apply data to the "Transmit Section" of the XRT59L91 Device, when operating in the "Clockless" Mode



Figure 3, indicates that when the user is operating the XRT59L91 device in the "Clockless" Mode, then the Terminal Equipment must do the following.

- Not apply a signal on the "TxClk" line.
- When applying a pulse (to either the TxPOS or TxNEG input pin), apply an RZ pulse to the appropriate input pin. This RZ pulse should only have a width of one-half the bit-period. Addition, the RZ pulse should occupy only the first half of the bit-period. The TxPOS and TxNEG input pins must be at 0V, during the second half of every bitperiod.

1.3 The Pulse Shaping Circuit

The purpose of the "Transmit Pulse Shaping" circuit is to generate "Transmit Output" pulses that comply with the ITU-T G.703 Pulse Template Requirements for E1 Applications.

An illustration of the "ITU-T G.703 Pulse Template Requirements" is presented below in Figure 4.




Figure 4. Illustration of the ITU-T G.703 Pulse Template for E1 Application



With input signal as described above, the XRT59L91 device will take each mark (which is provided to it via the "Transmit Input Interface" block, and will generate a pulse that complies with the pulse template, presented in Figure 4 (when measured on the secondary-side of the Transmit Output Transformer).

1.2 Interfacing the Transmit Section of the XRT59L91 device to the Line

ITU-T G.703 specifies that the E1 line signal can be transmitted over coaxial cable and terminated with 75Ω or transmitted over twisted-pair and terminated with 120 Ω .

In both applications (e.g., 75Ω or 120Ω), the user is advised to interface the Transmitter to the Line, in the





Figure 5. Wastration of how to interface the Transmit Section of the $XR^{+}59L91$ device to the Line (for "75 Ω " Applications)







Transmit Transformer Recommendations

Parameter	Value
Turns Ratio	1:2
Primary Inductance	
Isolation Voltage	
Leakage Inductance	

The Following Transformers Are Recommended For Use:

Part Number	Vendor	Isolation	Ptokage Type
PE-65835	Pulse		.0 X
TI 7154-R	Transpower Technologies, Inc.	<u> </u>	V. 70
326-1205	HALO		No.
	Vendor Pulse Transpower Technologies, Inc. HALO mers will be added to this list as we take aluate these transformers. ier Information de Drive 2128 00 262 ad arch Park data and may be added to this list as we take aluate these transformers.	ione	ant
ote:		~ \(\lambda_{\begin{subarray}{c} \lambda_{\b	
More transfori	mers will be added to this list as we tak	e	
tne time to ev	aluate these transformers.	W. W.	
		1, 0, 6	1
lagnetic Sunni	ier Information	0,000	
agnene suppi	C IIIOI IIIation		
	NO.	d"	
	.o. 20.	S. 62	
ulse	7/2 10·	Transp	ower Technologies
	(7.0)	9	
orporate Office		Corpora	ate Office
2220 World Trac	de Drive	9410 Pr	ototype Drive, Ste#
n Diego, CA 9	2128	Reno, N	IV 89511
el: (619)-674-81	00	Tel: (800	0)511-7308 or
X: (619)-674-8	262	(77	Ś)852-0140
(,	Me Me II	Fax: (77	5)852-0145
urope	6 6 X	www tra	ns-power.com
& 2 Huxley Ros	A No ko No		5 11 01 10 01 11
he Surrey Rese	arch Park		
2 uildford Surroy	CUSEPE	HALOE	loctronics
Inited Kinadom	OUZ SINE O	HALOE	lectronice
niileu Kiilguoiii	700	DALU E	
EI. 44-1483-401	/UU	P.U. B0	X 0020
-AX: 44-1483-40	71701	Reawoo	od City, CA 94063
		Tel: (65	0)568-5800
sia		FAX: (6	50)568-6161
50 Kampong An	npat		
07-01/02			
(A Centre			
ingapore 36832			
-1 05 007 0000			

KA Centre Singapore 368324 Tel: 65-287-8998 FAX: 65-280-0080

Transpower Technologies

HALO Electronics

Rev. 1.0.0



2.0 The Receive Section

The Receive Section of the XRT59L91 device consists of the following blocks:

- The "Receive Equalizer" block
- The "Peak Detector" and "Slicer" block
- The "LOS Detector" block
- The "Receive Output Interface" block


2.1 Interfacing the Receive Section to the Line

The design of the XRT59L91 device permits the user to transformer-couple or capacitive-couple the Receive Section to the line. Additionally, as mentioned earlier, the specification documents for E1 specify 75Ω termination loads, when transmitting over coaxial cable, and 120Ω loads, when transmitting over twisted-pair. Figures 7 through 9 resent the various methods that the user can empty in order to interface the Receiver (of the RT55L91 device) to the line.



Figure 7. Recommended Schematic for Interfacing the Receive Section of the XRT59L91 Device to the Line for 75 Ω Applications (Transformer-Coupling)





Device to the Line for 1200 Applications (Transformer-Coupling)

Note:




Figure 9. Recommended Schematic for Interfacing the Receive Section of the XRT59L91 Device to the Line for 75Ω Applications (Capacitive-Coupling)



2.2 The "Receive Equalizer" Block

After the XRT59L91 device has received the incoming line signal, via the RTIP and RRing input pins, the first block that this signal will pass through is the Receive Equalizer block.

As the line signal is transmitted from a given "Transmitting" terminal, the pulse shapes (at that location) are basically "square". As this line signal travels from the "transmitting terminal" (via the coaxial cable or twisted pair) to the receiving terminal, it will be subjected to "frequency-dependent" loss. In other words, the higher frequency components of the signal will be subjected to a greater amount of attenuation than will the lower frequency components. If this line signal travels over reasonably long cable lengths, then the shape of the pulses (which were originally square) will be distorted and cause inter-symbol interference to increase.

The purpose of this block is to equalize the incoming distorted signal, due to cable loss. In essence, the Receive Equalizer block accomplishes this by subjecting the received line signal to "frequency-dependent"

amplification (which attempts to counter the frequency-dependent loss that the line signal has experienced). By doing this, the Receive Equalizer is attempting to restore the shape of the line signal so that the received data can be recovered reliably.

2.3 The "Peak Detector and Slicer Block

After the incoming line signal has passed through the Receive Equalizer block, awill be routed to the "Slicer" block. The purpose of the "Slicer" block is to quantify a given bit-period (or simbol) within the incoming line signal as either a "C" or a "O".

2.4 The LOS Detector" Block

The CS Detector block, within the XRT59L91 was specifically designed to comply with the "LOS Declaration/Coarance" requirements per ITU-TG.775. As a consequence, the XRT59L91 device will declare an LOS Coontion, (by driving the "RxLOS" output pin "high," in the received line signal amplitude drops to — 55dB exbelow. Further, the XRT59L91 device will clear the LOS Condition if the signal amplitude rises back up the LOS Condition of the signal amplitude rises back up the LOS condition and clearing LOS.




Figure 10. Illustration of G.775 Spec.



Timing Requirements associated with Declaring and Clearing the LOS Indicator.

The XRT59L91 device was designed to meet the ITU-T G.775 specification timing requirements for declaring and clearing the LOS indicator. In particular, the XRT59L91 device will declare LOS, between 10 and 255 UI (or E1 bit-periods) after the actual time the LOS condition occurred. Further, the XRT59L91 device will

clear the LOS indicator within 10 to 255 UI after restoration of the incoming line signal. Figure 11 illustrates the LOS Declaration and Clearance behavior, in response to first, the "Loss of Signal" event and then afterwards, the restoration of the signal.




Figure 11. The Behavior of the LOS Output Indicator, in response to the Loss of Signal, and the Restoration of the Signal

2.5 The "Receive Output Interface" Block

The purpose of the "Receive Output Interface" block is to interface directly with the "Receiving Terminal Equipment". The "Receive Output Interface" block outputs the data (which has been recovered from the incoming line signal) to the "Receive Terminal Equipment" via the "RxPOS and RxNEG output pins.

If the "Receive Section" of the XRT59L91 device has received a "Positive-Polarity" pulse, via the RTIP and

RRing input pins, then the Receive Output Interface will output a pulse at the "RxPOS" output pin.

Similarly, if the "Receive Section" of the XRT59L91 device has received a "Negative-Polarity" pulse, via the RTIP and RRing input pins, then the Receive Output Interface will output a pulse at the "RxNEG" output pin.



3.0 **Diagnostic Features**

In order to support diagnostic operations, the XRT59L91 supports the following loopback modes:

- Local Loopback
- Remote Loopback

Each of these loopback modes will be discussed below.

3.1 The Local Loop-Back Mode

When the XRT59L91 device is configured to operate in the "Local Loop-back" Mode, the XRT59L91 device will ignore any signals that are input to the RTIP and RRing input pins. The "Transmitting Terminal Equipment" will transmit data (and clock, for "Clocked"

Mode) into the XRT59L91 device via the TxPOS, TxNEG and TxCLK input pins. This data will be processed through the "Transmit Terminal Input Interface" and the "Pulse Shaping" circuit. Finally, this data will be output to the line via the TTIP and TRing output pins. Additionally, this data (which is being output via the TTIP and TRing output pins) will be looped back into the "Receive Equalizer" block. As a consequence, this data will also be processed through the entire "Receive Section" of the XRT59L91 device. After this "post-loopback" data has been processed through the "Receive Section" it will the "Near-End Receiving Terminal Equipment is in the "RxPOS and RxNEG"

Figure 2, illustrates the path that the data takes (within the XX 59L91 device), when the chip is config-




Figure 12. Illustration of the "Local Loop-back" within the XRT59L91 Device



The user can configure the XRT59L91 device to operate in the "Local Loop-back" Mode, by pulling the "LLoop" input pin (pin 4) to VDD.

3.2 The Remote Loop Back Mode

When the XRT59L91 device is configured to operate in the "Remote Loop-back" Mode, the XRT59L91 device will ignore any signals that are input to the TxPOS and TxNEG input pins. The XRT59L91 device will receive the incoming line signals, via the RTIP and RRing input pins. This data will be processed through the entire Receive Section (within the XRT59L91) and will output to the "Receive Terminal Equipment" via the

"RxPOS" and "RxNEG" output pins. Additionally, this data will also be internally looped back to the "Transmit Input Interface" block within the "Transmit Section". At this point, this data will be routed through the remainder of the "Transmit Section" of the XRT59L91 device and will be transmitted out onto the line via the "TTIP" and "TRing" output pins.

Figure 13, illustrates the path that the data takes (within the XRT59L91 device) when the chip is configured to operation the Remote Loop-back" Mode.




Figure 13. Illustration of the "Remote Loop-back" path, within the XRT59L91 Device

It should be noted that during "Remote Loop-back" operation, any data which is input via the RTIP and

RRING input pins, will also be output to the Terminal Equipment, via the RxPOS and RxNEG output pins.



4.0 Shutting off the Transmitter

The XRT59L91 device permits the user to shut the "Transmit Driver" within the Transmit Section of the chip. This feature can be useful for system redundancy design considerations or during diagnostic testing. The user can activate this feature by either of the following ways.

Method 1:

Connect the Transmit Data input pins (e.g., TxPOS and TxNEG) to a logic "1"; or allow them to float. (These input pins have an internal "pull-up" resistor).

Method 2:

Connect the "TxClk" input pin to a logic "0" (e.g., GND) and continue to apply data via the TxPOS and TxNEG input pins.






Figure 14. Transmit Timing Diagram






- Receiver is Transformer Coupl **Ω**to a 120Ω balanced line.
- Receiver is Capacitive-copiled to a 75Ω unbalanced line






Rev. 1.0.0





Rev. 1.0.0








16 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC)

Rev. 1.00



Note: The control dimension is the millimeter column



Notes

The product or products the ridge of the product of products of the ordered (OBS)



Notes

The product of products in the ordered (OBS) the product of products are not be ordered (OBS).



EXAR Corporation reserves the right of many changes to the products contained in this publication in order to improve design, performance or reliability. A A Corporation assumes no responsibility for the use of any circuits described herein conveys no license unide any variety or other right, and makes no representation that the circuits are free of

EXAR Corporation reserves the rights make changes to the products contained in this publication in order to improve design, performance or reliability EXA Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any oatent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for in accuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 1999 EXAR Corporation
Datasheet October 1999
Reproduction, in part or whole, without the

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

Rev. 1.0.0